ZipRecruiter

Log In

2

Flex Remote Design Verification Engineer Jobs (NOW HIRING)

Quest Global

Design Verification Engineer

Santa Clara, CA · Remote

$160K - $180K/yr

Drive Design Verification to closure based on defined verification metrics on test plan, functional ... We are looking for humble geniuses, who believe that engineering has the potential to make the ...

Apex Informatics

ASIC Design Verification Engineer

$139.20K - $169.90K/yr

... Design Verification processes using the latest methodologies, tools, and industry technologies. Minimum Qualifications: * Bachelor's degree in Computer Science, Computer Engineering, or a related ...

K2 Space

ASIC Design Verification Engineer

$130K - $200K/yr

The Role We are seeking an ASIC Design Verification Engineer whose role will be to verify the functionality, performance, and robustness of our custom silicon designs. You will help define the ...

Ventana Micro Systems

Sr Design Verification Engineer

Austin, TX · On-site +1

$134.80K - $164.50K/yr

Ventana Micro - YouTube We are looking to fill multiple Design Verification openings to continue ... Bachelor's or Master's degree in related engineering field * Ability to work independently and ...

next page

Showing results 1-20

All JobsFlex Remote Design Verification Engineer Jobs

Flex Remote Design Verification Engineer information

See salary details

$105.5K

$149.2K

$167K

How much do flex remote design verification engineer jobs pay per year?

As of May 29, 2026, the average yearly pay for flex remote design verification engineer in the United States is $149,150.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $166,000.00 per year, depending on experience, location, and employer.
What are the most commonly searched types of Remote Design Verification Engineer jobs? The most popular types of Remote Design Verification Engineer jobs are:
Flex Remote Design Verification Engineer jobs near you
Infographic showing various Flex Remote Design Verification Engineer job openings in the United States as of May 2026, with employment types broken down into 91% Full Time, 5% Part Time, and 4% Contract. Highlights an 75% Physical, 2% Hybrid, and 23% Remote job distribution, with an average salary of $149,150 per year, or $71.7 per hour.

Design Verification Engineer - Remote

Futran Tech Solutions Pvt. Ltd.

Remote

$139.20K - $169.90K/yr

Full-time

Posted 15 days ago

Job description

Role - Design Verification Engineer
Location: Remote (must be aligned with PST time zone / willing to work PST hours)
Contract Term: Contract
Job Description:
We are seeking an ASIC Design Verification Engineer whose role will be to verify the functionality, performance, and robustness of our custom silicon designs. You will help define the verification approach, contribute to methodology, and work closely with architecture, RTL design, DFT, firmware, physical design, and silicon validation engineers. This is a hands-on role with high ownership, deep technical engagement, and the opportunity to shape first-generation silicon.
Responsibilities
  • Develop and execute verification plans for block-level, subsystem-level, and full-chip environments.
  • Build System Verilog/UVM test benches, including agents, monitors, scoreboards, checkers, and coverage models.
  • Write System Verilog Assertions (SVA) and integrate formal verification where appropriate.
  • Drive constrained random and directed testing strategies to validate functionality, corner cases, and stress scenarios.
  • Run simulations, triage failures, drive root-cause analysis, and collaborate with RTL designers to resolve issues.
  • Implement and maintain functional coverage, code coverage, assertion coverage, and ensure coverage closure for sign-off.
  • Manage regression testing, simulation farms, and CI pipelines to ensure high test throughput and fast debug iterations.
  • Participate in design reviews and microarchitecture discussions.

Qualifications
  • B.S. or M.S. in Electrical Engineering, Computer Engineering, or related field.
  • 3+ years of experience in ASIC/SoC verification.
  • Solid understanding of SystemVerilog, digital logic, and hardware verification flows.
  • Proficiency with a simulation (VCS, Xcelium, Questa), waveform debug (Verdi, SimVision) and coverage tool.
  • Experience with test planning, testbench development, constrained-random testing, and coverage analysis.
  • Familiarity with a scripting language (e.g. Python, Perl, TCL) and revision control system (e.g. Git).

Nice to Have
  • Experience with UVM-based testbench development, functional coverage, SystemVerilog assertions, and regression management.
  • Familiarity with developing and integrating reference models.
  • Understanding of RTL design flows and some industry standard interfaces (e.g. APB/AHB/AXI).
  • Experience working in cross-functional, geographically distributed teams.
  • Experience in space, telecom, or RF/digital mixed systems is a plus.

Apply