ZipRecruiter

Log In

2

Entry Level Design Verification Engineer Jobs in Huntsville, AL

KBR, Inc.

Junior Systems Engineer (MBSE)

Huntsville, AL · On-site

... design, verification, and validation. Working within a collaborative engineering environment, the engineer will partner with senior systems engineers and technical stakeholders to develop model-based ...

KBR

Junior Systems Engineer (MBSE)

Huntsville, AL

... design, verification, and validation. Working within a collaborative engineering environment, the engineer will partner with senior systems engineers and technical stakeholders to develop model-based ...

Adtran

Engineering Technician

Huntsville, AL · On-site

Job Summary This Engineering Technician is a skilled professional level position where the work is ... Perform accelerated testing on electronic products, hardware design verification tests, and/or ...

Adtran

Engineering Technician

Huntsville, AL

Job Summary This Engineering Technician is a skilled professional level position where the work is ... Perform accelerated testing on electronic products, hardware design verification tests, and/or ...

Vertiv Co

Electronics Design Engineer

Huntsville, AL

Job Summary The Electronics Design Engineer will work with the software manager to advance the ... Exposure to simulation and verification of actual hardware Outcomes include: * Increased throughput ...

next page

Showing results 1-20

All JobsDesign Verification Engineer JobsEntry Level Design Verification Engineer JobsEntry Level Design Verification Engineer Jobs in Huntsville, AL

Entry Level Design Verification Engineer information

See Huntsville, AL salary details

$104K

$147K

$164.5K

How much do entry level design verification engineer jobs pay per year?

As of Aug 20, 2026, the average yearly pay for entry level design verification engineer in Huntsville, AL is $146,961.00, according to ZipRecruiter salary data. Most workers in this role earn between $134,000.00 and $163,600.00 per year, depending on experience, location, and employer.

What is an entry level design verification engineer?

An Entry Level Design Verification Engineer ensures that hardware designs function correctly before production. They write and run testbenches using languages like SystemVerilog and work with simulation tools to verify chip functionality. Their role involves debugging, analyzing test results, and collaborating with designers to refine designs. This position is crucial in the semiconductor industry to prevent costly design errors. Typically, they work with verification methodologies like UVM to create efficient and reusable test environments.

What does an entry level design verification engineer do?

As an Entry Level Design Verification Engineer, your daily activities often include writing and executing testbenches, analyzing simulation results, identifying design bugs, and collaborating closely with design and development engineers to resolve issues. You may also be responsible for maintaining verification documentation and participating in code reviews or team meetings. The role involves a mix of hands-on technical work and teamwork, allowing you to learn best practices from experienced colleagues. Over time, you'll have opportunities to take on more complex verification tasks and contribute to process improvements as you gain experience.

What are the key skills and qualifications needed to thrive as an entry level design verification engineer?

To thrive as an Entry Level Design Verification Engineer, you need a solid understanding of digital logic design, computer architecture, and verification methodologies, typically supported by a degree in electrical engineering, computer engineering, or a related field. Familiarity with hardware description languages (such as Verilog or VHDL), simulation tools, and industry-standard verification frameworks is essential. Strong analytical skills, attention to detail, and effective communication are vital soft skills for diagnosing issues and collaborating with design teams. These skills ensure accurate verification of hardware designs and smooth integration within the broader engineering workflow.

What are the most commonly searched types of Design Verification Engineer jobs in Huntsville, AL?

The most popular types of Design Verification Engineer jobs in Huntsville, AL are:

What are popular job titles related to Entry Level Design Verification Engineer jobs in Huntsville, AL?

For Entry Level Design Verification Engineer jobs in Huntsville, AL, the most frequently searched job titles are:

What job categories do people searching Entry Level Design Verification Engineer jobs in Huntsville, AL look for?

The top searched job categories for Entry Level Design Verification Engineer jobs in Huntsville, AL are:

What cities near Huntsville, AL are hiring for Entry Level Design Verification Engineer jobs?

Cities near Huntsville, AL with the most Entry Level Design Verification Engineer job openings:

Entry Level Design Verification Engineer jobs near you
Infographic showing various Entry Level Design Verification Engineer job openings in Huntsville, AL as of July 2026, with employment types broken down into 83% Full Time, 14% Part Time, and 3% Contract. Highlights an 85% Physical, 4% Hybrid, and 11% Remote job distribution, with an average salary of $146,961 per year, or $70.7 per hour.

FPGA Verification Engineer with Security Clearance

Innovien Solutions

Huntsville, AL • On-site

$122K - $168K/yr

Contractor

Re-posted 28 days ago

Job description

FPGA VERIFICATION ENGINEER We're looking for a Secret-cleared FPGA Verification Engineer to support a confidential defense program focused on missile defense. An FPGA is a configurable chip, and this role is focused on verifying the RTL (the code that tells the chip how to behave) rather than board level design work. This is verification at the deep end, working on the actual chip. The test environment is built and the design is locked, so you skip the setup and go straight to the work that matters: running the cases and stimulus that prove the RTL behaves exactly like it has to. You will be in the SCIF with a sharp team, owning the verification that everything downstream depends on. REQUIREMENTS:
- 6+ years hands on FPGA verification, spent in functional verification rather than RTL design or board bring up
- Proven chip level verification running against completed RTL code, executing directed and constrained random test cases to prove functional behavior against the design spec (not board or card level FPGA work)
- Strong working knowledge of UVM in SystemVerilog, with the independence to build and run stimulus, triage failures, and work verification problems to resolution on their own
- Hands on Synopsys VCS for functional simulation, testbench execution, and RTL debug, comfortable driving regressions and reading coverage reports to close coverage PREFERRED SKILLS:
- Verdi for waveform analysis and debug alongside VCS, plus Vivado experience for working within the Xilinx/AMD FPGA toolchain
- Questa or ModelSim simulation experience for functional verification, testbench execution, and RTL debug
- Prior verification experience on defense, aerospace, or other cleared programs in a classified environment
- Familiarity with Lint for code quality checks and CDC (clock domain crossing) analysis to catch timing issues across asynchronous domains RESPONSIBILITIES:
- Execute directed and constrained-random test cases and stimulus against completed FPGA RTL code to verify chip-level functional behavior against design specifications
- Run functional simulations in the established VCS verification environment, analyze results, and debug failures using waveform analysis and coverage reports
- Identify, document, and work failures to resolution alongside the RTL design team, troubleshooting verification challenges as they surface
- Re-run regression suites as design changes come through to confirm fixes hold and nothing downstream breaks
- Support verification across program assemblies through the build and verification phase, including extended verification work as design changes are finalized

Apply