ZipRecruiter

Log In

2

Entry Level Asic Rtl Design Engineer Jobs in Los Angeles, CA

OmniVision Technologies

Analog Design Engineer

Irvine, CA · On-site

$125K - $135K/yr

... asic_pixel array, column-amplifier, comparator, ramp generator, ASRAM and XDEC by using Cadence ... Collaborate with Digital Engineer to define and design the analog to digital interface; Collaborate ...

OMNIVISION

Analog Design Engineer

Irvine, CA

$125K - $135K/yr

... asic_pixel array, column-amplifier, comparator, ramp generator, ASRAM and XDEC by using Cadence ... Collaborate with Digital Engineer to define and design the analog to digital interface; Collaborate ...

Apple

Wireless SOC Verification Engineer

Irvine, CA · On-site

$146K - $178K/yr

... RTL verification of block and top-level SOC, all aspects of SOC Design Verification engineering ... Dedicated/hands-on ASIC & SOC DV experience Experience with Formal Verification Low Power ...

Apple

WSoC RF Test Automation Engineer

Los Angeles, CA · On-site

All of this is driven by a world-class vertically integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration ...

SpaceX

RFIC Design Engineer (RFIC Engineering)

Irvine, CA · On-site

$145K - $195K/yr

RFIC DESIGN ENGINEER (RFIC ENGINEERING) At SpaceX we're leveraging our experience in building ... Work with system architects, modem/DSP and ASIC engineers to partition functions between hardware ...

SpaceX

RFIC Design Engineer (RFIC Engineering)

Irvine, CA · On-site

$145K - $195K/yr

RFIC DESIGN ENGINEER (RFIC ENGINEERING) At SpaceX we're leveraging our experience in building ... Work with system architects, modem/DSP and ASIC engineers to partition functions between hardware ...

Sunbelt Controls

Controls Design Engineer I

Azusa, CA · On-site

Production of controls systems design drawings, sequence of operations and submittals for lower ... Participates in the ongoing development program with other entry level engineers. EDUCATION AND ...

Sunbelt Controls

Controls Design Engineer I

Azusa, CA · On-site

Production of controls systems design drawings, sequence of operations and submittals for lower ... Participates in the ongoing development program with other entry level engineers. EDUCATION AND ...

Apple

RFIC Layout Engineer

Irvine, CA

$43.07 - $76.64/hr

... design, VLSI/RTL design and integration, Emulation, Design Verification, Test and Validation and FW/SW engineering. - Block level and top-level layout through full verification flow, including ...

Apple

RFIC Layout Engineer

Irvine, CA

$43.07 - $76.64/hr

... design, VLSI/RTL design and integration, Emulation, Design Verification, Test and Validation and FW/SW engineering. - Block level and top-level layout through full verification flow, including ...

Apple

RFIC Layout Engineer

Irvine, CA

$43.07 - $76.64/hr

... design, VLSI/RTL design and integration, Emulation, Design Verification, Test and Validation and FW/SW engineering. - Block level and top-level layout through full verification flow, including ...

Apple

Wireless SOC Verification Engineer

Irvine, CA

$122K - $214K/yr

... RTL verification of block and top-level SOC, all aspects of SOC Design Verification engineering ... ASIC & SOC DV experience Experience with Formal Verification Low Power Verification experience ...

previous page

Showing results 41-60

All JobsAsic Rtl Design Engineer JobsEntry Level Asic Rtl Design Engineer JobsEntry Level Asic Rtl Design Engineer Jobs in Los Angeles, CA

Entry Level Asic Rtl Design Engineer information

See Los Angeles, CA salary details

$101.3K

$161.8K

$217.7K

How much do entry level asic rtl design engineer jobs pay per year?

As of Aug 9, 2026, the average yearly pay for entry level asic rtl design engineer in Los Angeles, CA is $161,837.00, according to ZipRecruiter salary data. Most workers in this role earn between $141,700.00 and $194,000.00 per year, depending on experience, location, and employer.

What are some typical challenges faced by entry level ASIC RTL design engineers in their first year, and how can they overcome them?

Entry Level ASIC RTL Design Engineers often encounter challenges such as understanding complex design specifications, learning company-specific design flows and tools, and debugging RTL code efficiently. Collaborating closely with senior engineers and participating in code reviews can accelerate learning and help address these challenges. Additionally, taking initiative to study relevant documentation and seeking feedback regularly will help new engineers build confidence and technical competence in their role.

What does an entry level ASIC RTL design engineer do?

An Entry Level ASIC RTL (Register Transfer Level) Design Engineer is responsible for designing and developing the digital logic that forms the core of Application Specific Integrated Circuits (ASICs). They use hardware description languages like Verilog or VHDL to create and simulate circuit designs based on functional specifications. Their tasks often include coding, debugging, verification, and collaborating with senior engineers to ensure the design meets performance, power, and area requirements. This role is essential for bringing complex digital systems from concept to physical implementation in products such as processors, networking chips, and other specialized electronics.

What are the key skills and qualifications needed to thrive as an entry level ASIC RTL design engineer?

To thrive as an Entry Level ASIC RTL Design Engineer, you need a solid background in digital logic design, computer architecture, and proficiency in hardware description languages like Verilog or VHDL, typically supported by a degree in electrical or computer engineering. Familiarity with EDA tools such as Synopsys or Cadence, and understanding of simulation, synthesis, and verification flows are commonly required. Strong problem-solving abilities, attention to detail, and effective teamwork and communication skills help individuals excel in this role. These skills enable accurate and efficient hardware design, seamless integration with larger teams, and successful delivery of complex semiconductor products.

What is the difference between Entry Level Asic Rtl Design Engineer vs Digital Design Engineer?

AspectEntry Level Asic Rtl Design EngineerDigital Design Engineer
Required CredentialsBachelor's in Electrical Engineering or Computer Engineering; knowledge of HDL (Verilog/VHDL)Bachelor's in Electrical Engineering, Computer Engineering, or related; HDL knowledge often required
Work EnvironmentSemiconductor companies, chip design teams, hardware development labsElectronics companies, integrated circuit design teams, hardware development labs
Industry UsagePrimarily in ASIC/FPGA chip designIn digital hardware design across various sectors including consumer electronics and telecom

While both roles involve digital hardware design and HDL skills, the Entry Level Asic Rtl Design Engineer focuses specifically on ASIC chip development, whereas the Digital Design Engineer may work on a broader range of digital systems, including FPGA and other digital hardware projects.

What are the most commonly searched types of Asic Rtl Design Engineer jobs in Los Angeles, CA? The most popular types of Asic Rtl Design Engineer jobs in Los Angeles, CA are:
What are popular job titles related to Entry Level Asic Rtl Design Engineer jobs in Los Angeles, CA? For Entry Level Asic Rtl Design Engineer jobs in Los Angeles, CA, the most frequently searched job titles are:
What job categories do people searching Entry Level Asic Rtl Design Engineer jobs in Los Angeles, CA look for? The top searched job categories for Entry Level Asic Rtl Design Engineer jobs in Los Angeles, CA are:
What cities near Los Angeles, CA are hiring for Entry Level Asic Rtl Design Engineer jobs? Cities near Los Angeles, CA with the most Entry Level Asic Rtl Design Engineer job openings:
Entry Level Asic Rtl Design Engineer jobs near you
Infographic showing various Entry Level Asic Rtl Design Engineer job openings in Los Angeles, CA as of August 2026, with employment types broken down into 100% Full Time. Highlights an 100% In-person job distribution, with an average salary of $161,837 per year, or $77.8 per hour.

Analog Design Engineer

OmniVision Technologies

Irvine, CA • On-site

$125K - $135K/yr

Full-time

Re-posted 17 days ago

Job description

Conduct design and development of image sensor technologies, work on transistor level design of analog and mixed-signal circuits for CMOS Image Sensor such as asic_pixel array, column-amplifier, comparator, ramp generator, ASRAM and XDEC by using Cadence Virtuoso; Work on whole chip floorplan design and pad frame; Work on analog and mixed signal circuits layout design by Cadence Virtuoso, such as column_array; Collaborate with layout engineer on whole chip layout integration and improvement by Cadence Virtuoso; Perform sub-blocks and whole image sensor readout circuit simulation by simulators such as Analog FastSPICE (AFS), Empyrean ALPS and NanoSpice; Perform design verification such as DRC, LVS, PERC check by using Siemens Calibre; Perform whole chip IR drop check by using Ansys Totem; Conduct script modification using Perl programming language; Collaborate with Digital Engineer to define and design the analog to digital interface; Collaborate with verification, process, test, and application engineers to debug, characterize and optimize performance of fabricated image sensors; Analyze project-specific specifications, such as speed, linearity, noise, power consumption, etc, and improve circuit designs or implement innovative solutions to meet performance requirements; Define corners based on chip operating conditions, ensuring the chip meets specifications and operates reliably with sufficient margin for robustness under all conditions; Propose innovative and creative solutions along with new circuit R&D and be ahead of current technology.
Requirements:
Master's degree or foreign equivalent degree in Electrical Engineering, Computer Engineering, or related fields. Require coursework in Analog Integrated Circuit and Power Electronics Design.
Require knowledge or skills of:
Analyze analog and mixed-signal circuits; troubleshoot and resolve circuit issues;
Design analog/mixed-signal circuits based on specifications; optimize for higher performance;
Perform circuit simulations using tools such as Cadence Spectre or HSPICE;
Understand layout impact on circuit performance; apply layout strategies to minimize adverse effects;
Knowledge of semiconductor device physics and its influence on circuit behavior;
Analyze and mitigate thermal, flicker, and shot noise in analog designs;
Knowledge of integrated circuit fabrication processes and incorporating process variation considerations into schematic and layout design.
Design and analyze power management circuits, including LDOs and charge pumps.
Annual base salary for this role in California, US is expected to be between $125,000 - $135,000. Actual pay will be determined on a number of factors such as relevant skills and experience, and the pay of employees in the similar role.

Apply