ZipRecruiter

Log In

2

Entry Level Asic Rtl Design Engineer Jobs in Boston, MA

Judit Inc

Digital Design Engineer

Lexington, MA · Hybrid

$152K/yr

Experience with unit-level and FPGA chip level verification of RTL * Experience with laboratory ... Experiencing developing, designing, and programmable logic for signal processing applications

Athari

Digital Design Engineer

Lexington, MA · Hybrid

$152K/yr

Experience with unit-level and FPGA chip level verification of RTL * Experience with laboratory ... Experiencing developing, designing, and programmable logic for signal processing applications

Ayo Semiconductor

Senior FPGA Engineer

Boston, MA · On-site

$141K - $181K/yr

Deploy and iterate on RTL code (Verilog or VHDL) targeting FPGAs in our prototype hardware ... Any exposure to ASIC verification workflows is a bonus - if you've sat next to a chip design and ...

Velaura

Design Verification Engineer

Boston, MA · On-site

$150K - $250K/yr

In this role, you will work closely with architects, RTL engineers, software engineers, and system ... design fundamentals. Experience with SystemVerilog, UVM, C/C++, assertions, coverage-driven ...

Belcan

Entry-Level Mechanical Engineer

Lynn, MA · On-site

$70K/yr

An Entry-Level Mechanical Engineer job in Lynn, MA is currently available at Belcan. This is a ... Participate in the entire design cycle of mechanical subsystems, including conceptual and detailed ...

Apple

CPU Design Verification Engineer

Cambridge, MA · On-site

$148K - $181K/yr

Description As a CPU Design Verification Engineer owning the verification of a certain area of ... RTL designers on verifying the functional correctness of the design • Develop test plans and test ...

previous pagenext page

Showing results 21-40

All JobsAsic Rtl Design Engineer JobsEntry Level Asic Rtl Design Engineer JobsEntry Level Asic Rtl Design Engineer Jobs in Boston, MA

Entry Level Asic Rtl Design Engineer information

See Boston, MA salary details

$102.1K

$163.2K

$219.5K

How much do entry level asic rtl design engineer jobs pay per year?

As of Sep 11, 2026, the average yearly pay for entry level asic rtl design engineer in Boston, MA is $163,173.00, according to ZipRecruiter salary data. Most workers in this role earn between $142,900.00 and $195,600.00 per year, depending on experience, location, and employer.

What does an entry level ASIC RTL design engineer do?

An Entry Level ASIC RTL (Register Transfer Level) Design Engineer is responsible for designing and developing the digital logic that forms the core of Application Specific Integrated Circuits (ASICs). They use hardware description languages like Verilog or VHDL to create and simulate circuit designs based on functional specifications. Their tasks often include coding, debugging, verification, and collaborating with senior engineers to ensure the design meets performance, power, and area requirements. This role is essential for bringing complex digital systems from concept to physical implementation in products such as processors, networking chips, and other specialized electronics.

What are the key skills and qualifications needed to thrive as an entry level ASIC RTL design engineer?

To thrive as an Entry Level ASIC RTL Design Engineer, you need a solid background in digital logic design, computer architecture, and proficiency in hardware description languages like Verilog or VHDL, typically supported by a degree in electrical or computer engineering. Familiarity with EDA tools such as Synopsys or Cadence, and understanding of simulation, synthesis, and verification flows are commonly required. Strong problem-solving abilities, attention to detail, and effective teamwork and communication skills help individuals excel in this role. These skills enable accurate and efficient hardware design, seamless integration with larger teams, and successful delivery of complex semiconductor products.

What are some typical challenges faced by entry level ASIC RTL design engineers in their first year, and how can they overcome them?

Entry Level ASIC RTL Design Engineers often encounter challenges such as understanding complex design specifications, learning company-specific design flows and tools, and debugging RTL code efficiently. Collaborating closely with senior engineers and participating in code reviews can accelerate learning and help address these challenges. Additionally, taking initiative to study relevant documentation and seeking feedback regularly will help new engineers build confidence and technical competence in their role.

What is the difference between Entry Level Asic Rtl Design Engineer vs Digital Design Engineer?

AspectEntry Level Asic Rtl Design EngineerDigital Design Engineer
Required CredentialsBachelor's in Electrical Engineering or Computer Engineering; knowledge of HDL (Verilog/VHDL)Bachelor's in Electrical Engineering, Computer Engineering, or related; HDL knowledge often required
Work EnvironmentSemiconductor companies, chip design teams, hardware development labsElectronics companies, integrated circuit design teams, hardware development labs
Industry UsagePrimarily in ASIC/FPGA chip designIn digital hardware design across various sectors including consumer electronics and telecom

While both roles involve digital hardware design and HDL skills, the Entry Level Asic Rtl Design Engineer focuses specifically on ASIC chip development, whereas the Digital Design Engineer may work on a broader range of digital systems, including FPGA and other digital hardware projects.

What are the most commonly searched types of Asic Rtl Design Engineer jobs in Boston, MA?

The most popular types of Asic Rtl Design Engineer jobs in Boston, MA are:

What are popular job titles related to Entry Level Asic Rtl Design Engineer jobs in Boston, MA?

For Entry Level Asic Rtl Design Engineer jobs in Boston, MA, the most frequently searched job titles are:

What job categories do people searching Entry Level Asic Rtl Design Engineer jobs in Boston, MA look for?

The top searched job categories for Entry Level Asic Rtl Design Engineer jobs in Boston, MA are:

Entry Level Asic Rtl Design Engineer jobs near you
Infographic showing various Entry Level Asic Rtl Design Engineer job openings in Boston, MA as of September 2026, with employment types broken down into 92% Full Time, and 8% Part Time. Highlights an 100% In-person job distribution, with an average salary of $163,173 per year, or $78.4 per hour.

Physical Design Engineer Intern, MS - Summer 2027

Westborough, MA • On-site

Marvell
Manufacturing • 10K+ employees
Learn more about Marvellexternal

Temporary, Internship

Medical, Dental, Vision, Retirement

Posted 6 days ago

Job description

About Marvell

Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.

Your Team, Your Impact

Marvell's Physical Design teams span across multiple domains, giving you the opportunity to work on technologies that power next-generation cloud, AI, storage, and networking solutions. Some teams focus their design work on supporting architecture to GDSII (Graphic Data System) implementation of ASIC and processor designs. Other teams focus on timing analysis for future designs of our next-gen high-performance data center chips in a leading-edge CMOS process technology. Across all groups, you'll collaborate with your direct team and cross-functional partners, working through technical design challenges to ensure we meet the performance, power, and area requirements of an active design.

What You Can Expect

  • Perform synthesis, floor planning, place and route, clock insertion, timing analysis, and timing closure on complex logic blocks using industry standard EDA tools (PrimeTime, Tempus)
  • Write scripts in Python, TCL, Perl, and Shell to aid design and development activities
  • Utilize problem solving skills to analyze, debug, and implement fixes for design violations using CAD tools
  • Collaborate with RTL,Synthesis, andother Design teamsto resolve congestion & timingbottlenecks, and ensure that all designs converge & integratein a timely manner

What We're Looking For

  • Currently enrolled in aMaster'sDegreeinElectrical Engineering, Computer Engineering,or a related field with an expected graduation datebetweenFall 2027 - Summer 2028
  • Completed courses focusing onVLSI,digital logic, circuit design, computer architecture,RTL synthesis,Verilog orSystemVerilog,place and route, static timing analysis,digital systems,ormicroelectronics
  • Proficiencyin programming & scripting languages likePython, TCL, Perl, and Shell
  • Experience working in a Unix type environment
  • Experienceusingtoolslike Synopsys(PrimeTime),Cadence(Tempus), andMentor
  • Strong analysis, problem solving, and communication skills

Expected Base Pay Range (USD)

34 - 68, $ per hour.

The successful candidate's starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

This role is eligible to participate in Marvell's bonus and equity plans, including a new hire equity grant and annual equity refreshers, ensuring you are rewarded for your contributions and remain invested in the company's long-term success.

Additional Compensation and Benefit Elements

Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life's most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights for our interns: medical, dental, and vision coverage, perks and discounts, robust mental health resources to prioritize emotional well-being, and paid holidays. Additional compensation may be available for intern PhD candidates. We look forward to sharing more with you during the interview process.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com.

Interview Integrity

To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.

These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

#LI-TT1

Apply