ZipRecruiter

Log In

2

Entry Level Asic Rtl Design Engineer Jobs in Boston, MA

Nokia

SoC/FPGA Engineer 2

Westford, MA · On-site

$92K - $132K/yr

Writing detailed design, functional, and programming guideline specifications; * Design ... Proven track record of delivering CPLD/FPGA/ASIC designs from RTL, through simulation, synthesis ...

Apple

CPU Design Verification Engineer

Cambridge, MA · On-site

$148K - $181K/yr

... RTL designers on verifying the functional correctness of the design • Develop test plans and test environments • Develop tests in assembly, C, or vectors according to test plans • Develop ...

Nokia

SoC/FPGA Engineer 2

Westford, MA

$135K - $173K/yr

... design to support its scalable IP routing solutions for access, aggregation, edge, and core ... Proven track record of delivering CPLD/FPGA/ASIC designs from RTL, through simulation, synthesis ...

Apple

CPU Design Verification Engineer

Cambridge, MA

$114K - $171K/yr

... RTL designers on verifying the functional correctness of the design • Develop test plans and test ... Engineering, Computer Engineering, or Computer Science Internships or other academic project ...

Stantec

Structural Engineer- EIT / Designer

Boston, MA · On-site

$80K - $112K/yr

... * Entry-level position is for an individual that understands structural and civil engineering design fundamentals from education, internship, co-op, or other work experience. * Computer skills. Auto ...

Stantec

Structural Engineer- EIT / Designer

Burlington, MA · On-site

$80K - $112K/yr

... * Entry-level position is for an individual that understands structural and civil engineering design fundamentals from education, internship, co-op, or other work experience. * Computer skills. Auto ...

Anduril Industries

Firmware Engineer

Lexington, MA

... for RTL (Register Transfer Level) design. * FPGA Tools: Experience with industry-standard FPGA ... Familiar with common programming languages like Python and MATLAB * Familiarity with infrared image ...

next page

Showing results 1-20

All JobsEntry Level Asic Rtl Design Engineer JobsEntry Level Asic Rtl Design Engineer Jobs in Boston, MA

Entry Level Asic Rtl Design Engineer information

See Boston, MA salary details

$102.1K

$163.2K

$219.5K

How much do entry level asic rtl design engineer jobs pay per year?

As of Jun 14, 2026, the average yearly pay for entry level asic rtl design engineer in Boston, MA is $163,173.00, according to ZipRecruiter salary data. Most workers in this role earn between $142,900.00 and $195,600.00 per year, depending on experience, location, and employer.

What are some typical challenges faced by Entry Level ASIC RTL Design Engineers in their first year, and how can they overcome them?

Entry Level ASIC RTL Design Engineers often encounter challenges such as understanding complex design specifications, learning company-specific design flows and tools, and debugging RTL code efficiently. Collaborating closely with senior engineers and participating in code reviews can accelerate learning and help address these challenges. Additionally, taking initiative to study relevant documentation and seeking feedback regularly will help new engineers build confidence and technical competence in their role.

What does an Entry Level ASIC RTL Design Engineer do?

An Entry Level ASIC RTL (Register Transfer Level) Design Engineer is responsible for designing and developing the digital logic that forms the core of Application Specific Integrated Circuits (ASICs). They use hardware description languages like Verilog or VHDL to create and simulate circuit designs based on functional specifications. Their tasks often include coding, debugging, verification, and collaborating with senior engineers to ensure the design meets performance, power, and area requirements. This role is essential for bringing complex digital systems from concept to physical implementation in products such as processors, networking chips, and other specialized electronics.

What are the key skills and qualifications needed to thrive as an Entry Level ASIC RTL Design Engineer, and why are they important?

To thrive as an Entry Level ASIC RTL Design Engineer, you need a solid background in digital logic design, computer architecture, and proficiency in hardware description languages like Verilog or VHDL, typically supported by a degree in electrical or computer engineering. Familiarity with EDA tools such as Synopsys or Cadence, and understanding of simulation, synthesis, and verification flows are commonly required. Strong problem-solving abilities, attention to detail, and effective teamwork and communication skills help individuals excel in this role. These skills enable accurate and efficient hardware design, seamless integration with larger teams, and successful delivery of complex semiconductor products.

What is the difference between Entry Level Asic Rtl Design Engineer vs Digital Design Engineer?

AspectEntry Level Asic Rtl Design EngineerDigital Design Engineer
Required CredentialsBachelor's in Electrical Engineering or Computer Engineering; knowledge of HDL (Verilog/VHDL)Bachelor's in Electrical Engineering, Computer Engineering, or related; HDL knowledge often required
Work EnvironmentSemiconductor companies, chip design teams, hardware development labsElectronics companies, integrated circuit design teams, hardware development labs
Industry UsagePrimarily in ASIC/FPGA chip designIn digital hardware design across various sectors including consumer electronics and telecom

While both roles involve digital hardware design and HDL skills, the Entry Level Asic Rtl Design Engineer focuses specifically on ASIC chip development, whereas the Digital Design Engineer may work on a broader range of digital systems, including FPGA and other digital hardware projects.

What are popular job titles related to Entry Level Asic Rtl Design Engineer jobs in Boston, MA? For Entry Level Asic Rtl Design Engineer jobs in Boston, MA, the most frequently searched job titles are:
What job categories do people searching Entry Level Asic Rtl Design Engineer jobs in Boston, MA look for? The top searched job categories for Entry Level Asic Rtl Design Engineer jobs in Boston, MA are:
Entry Level Asic Rtl Design Engineer jobs near you
Infographic showing various Entry Level Asic Rtl Design Engineer job openings in Boston, MA as of June 2026, with employment types broken down into 2% Internship, 90% Full Time, 4% Part Time, and 4% Contract. Highlights an 94% In-person, 4% Hybrid, and 2% Remote job distribution, with an average salary of $163,173 per year, or $78.4 per hour.
Design for Test Engineer - Early Career

Design for Test Engineer - Early Career

Marvell

Westborough, MA

Full-time

Life, Retirement

Posted 29 days ago

Job description

About Marvell

Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.

Your Team, Your Impact

The Design for Test (DFT) Engineer supports the development and implementation of testability features in digital integrated circuits to ensure high product quality and manufacturability. This role is ideal for recent graduates or earlycareer engineers interested in VLSI design, silicon validation, and semiconductor manufacturing flows.

What You Can Expect

  • Assist in implementing DFT structures such as scan chains, boundary scan (JTAG), and BuiltIn SelfTest (BIST)
  • Support scan insertion and verification using industrystandard EDA tools
  • Generate scripts that support automation of DFT flows
  • Collaborate with design, verification, and physical design teams to ensure testability requirements are met
  • Help analyze test coverage metrics (e.g., stuckat, transition, path delay faults)
  • Identify and assist in debugging DFTrelated issues during simulation, synthesis, and postsilicon testing
  • Contribute to documentation of DFT methodologies, guidelines, and test results
  • Learn and follow company design and test best practices

What We're Looking For

Required Qualifications
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, or a related field with 1- 2 years of related experience OR a Master's Degree in Electrical Engineering, Computer Engineering, or a related field
  • Basic understanding of digital logic design and computer architecture
  • Familiarity with DFT concepts, such as: scan chains, ATPG (Automatic Test Pattern Generation), and fault models
  • Exposure to HDL languages (Verilog or VHDL)
  • Fundamental knowledge of ASIC or SoC design flow
  • Strong attention to detail, analytical and problemsolving skills
  • Ability to work collaboratively in a team environment
Preferred Qualifications
  • Academic or internship experience in semiconductor design or testing
  • Basic scripting knowledge (Python, Tcl, or Shell)
  • Familiarity with EDA tools
  • Understanding of manufacturing test flows and yield analysis
  • Exposure to lowpower or highspeed design considerations

Expected Base Pay Range (USD)

108,500 - 160,510, $ per annum

The successful candidate's starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

Additional Compensation and Benefit Elements

Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life's most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com.

Interview Integrity

To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.

These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

#LI-TT1

Apply