1

Design Verification Engineer Startup Jobs in Washington

Business Analyst - Verification Engineer (QA) Company: BLN24 About Us: We find strength in teamwork ... Support human-level validations for Gen-AI led test-driven design processes. * Ensure AI-generated ...

Digital Design Engineer Client: Defense-Aerospace Hourly Rate: up to $67/hr W2, non-benefited ... Responsible for definition, design, verification and documentation * Determines architecture ...

Digital Design Engineer Client: Defense-Aerospace Hourly Rate: up to $67/hr W2, non-benefited ... Responsible for definition, design, verification and documentation * Determines architecture ...

next page

Showing results 1-20

Design Verification Engineer Startup information

What does a Design Verification Engineer do at a startup?

A Design Verification Engineer at a startup is responsible for ensuring that hardware designs, such as integrated circuits or systems-on-chip, function as intended before they are manufactured. This typically involves developing and running simulations, creating testbenches, writing verification plans, and identifying bugs or mismatches in the design. In a startup environment, Design Verification Engineers often work closely with design, software, and product teams, and may need to wear multiple hats due to limited resources. Their work is crucial in reducing costly errors and speeding up the development cycle, helping the company deliver reliable products to market quickly.

What is the difference between Design Verification Engineer Startup vs Design Verification Engineer Large Corporation?

AspectDesign Verification Engineer StartupDesign Verification Engineer Large Corporation
CredentialsBachelor's or Master's in Electrical Engineering, Computer Engineering, or related fields; certifications like Certified Verification Engineer are commonSame as startup; often similar certifications and educational background
Work EnvironmentAgile, fast-paced, collaborative teams with flexible processesStructured, process-driven, with formal verification methodologies and documentation
Employer & Industry UsageStartups in semiconductor, electronics, or tech sectors; emphasis on innovationLarge tech, semiconductor, or electronics companies with established verification teams
Search & Comparison IntentUnderstanding role differences in startup vs large company

Both roles require similar technical skills and educational backgrounds. The main differences lie in work environment and processes, with startups being more flexible and fast-paced, while large corporations follow formal verification procedures. Candidates should consider their preferred work style when comparing these roles.

What unique challenges might a Design Verification Engineer face when working at a startup compared to a larger company?

At a startup, Design Verification Engineers often work with smaller teams and less established processes, which means you'll likely take on a broader range of responsibilities—from testbench development to hands-on debugging and even influencing verification methodologies. The fast-paced environment can present challenges such as tighter deadlines, limited resources, and rapidly changing project scopes. However, this setting also allows for closer collaboration with design, software, and product teams, fostering a greater sense of ownership and quicker decision-making. Your contributions are highly visible, and there's significant potential for accelerated career growth as the company scales.

What are the key skills and qualifications needed to thrive as a Design Verification Engineer at a startup, and why are they important?

To thrive as a Design Verification Engineer at a startup, you need a strong background in digital design, verification methodologies, and a relevant degree in electrical engineering or computer science. Familiarity with tools like SystemVerilog, UVM, simulation environments, and version control systems is typically required, along with experience in scripting languages. Strong problem-solving abilities, adaptability, and effective communication are crucial soft skills, especially in fast-paced startup environments. These skills ensure efficient bug detection, robust product development, and successful collaboration within small, agile teams.
What are popular job titles related to Design Verification Engineer Startup jobs in Washington? For Design Verification Engineer Startup jobs in Washington, the most frequently searched job titles are:
What job categories do people searching Design Verification Engineer Startup jobs in Washington look for? The top searched job categories for Design Verification Engineer Startup jobs in Washington are:
What cities in Washington are hiring for Design Verification Engineer Startup jobs? Cities in Washington with the most Design Verification Engineer Startup job openings:
Senior FPGA Verification Engineer

Senior FPGA Verification Engineer

Galaxy Technology Hires LLC

Columbia, MD • On-site

$126K - $162K/yr

Full-time

Re-posted 23 days ago


Job description

Senior FPGA Verification Engineer (Columbia)
Columbia, MD - *Relocation Assistance Provided*
The Company
Our client is one of the largest, successful aerospace, defense and technology innovators in the world. They operate in over 100 countries and provide strategic solutions to the US, in order to protect and defend our freedoms worldwide, with advancing space access, supporting national security, civil service, and transportation safety. Their employees are passionate about their customers and their mission, as they enjoy working with cutting-edge technologies and advancements that are positively impacting our society.
The Job
Our client is seeking Digital Verification Engineers to support their development of secure tactical communication products. The candidate will function primarily in an FPGA verification role, working in a cooperative team environment to verify and test embedded FPGA firmware for radio communication systems. Successful candidates must have familiarity with a coverage-driven verification methodology from planning through closure as well as knowledge of industry standard interfaces. Candidates will be required to analyze requirements, create test specifications/plans, write tests in System Verilog within a UVM test bench framework, and verify designs meet requirements. Candidates will work with cross functional teams to verify FPGA designs for radio product development projects.
Functions
  • Perform FPGA design verification and validation of embedded electronic communication
  • Assist in the development of high-level and detailed verification test plans consistent with system requirements and specifications
  • Develop self-checking test benches for FPGA design verification and validation using System Verilog.
  • Develop Agents, Test sequences, Cover groups, Predictors, Scoreboards.
  • Develop randomized and directed tests to achieve closure on functional coverage and provide feedback to team to reach functional coverage goals
  • Develop high-level and detailed verification test plans and test benches consistent with system requirements and specifications
  • Work with cross functional teams as needed to define and verify product and design requirements.
  • Prepare design and implementation reviews. Present technical briefings and status to internal and external customers.

Qualifications
  • Education:
    • Bachelor's Degree and minimum 6 years of prior relevant experience
    • Graduate Degree and a minimum of 4 years of prior related experience
    • In lieu of a degree, minimum of 10 years of prior relevant experience developing and verifying FPGA/ASIC based embedded system solutions.

Preferred Additional Skills
  • Demonstrated ability to analyze and debug FPGA firmware and related hardware issues
  • Working knowledge of Ethernet Standard and design experience related to Ethernet packet processing.
  • Experience with cryptographic algorithms and cryptographic solutions for embedded communication systems
  • Experience with Mentor Graphics Verification tools
  • FPGA/ASIC RTL Design experience
  • Proficiency in Object Oriented Programming (C++, JAVA)
  • Proven proficiency in FPGA/ASIC verification using System Verilog
  • Working knowledge of UVM/OVM methodology
  • Experience with Advanced Functional Verification tools to report functional coverage
  • Experience with scripting languages (Bash, Perl, Python, Tcl)
  • Familiarity in working within Linux OS
  • Familiarity with industry standard interfaces (Ethernet, AXI, SPI)
  • Solid technical writing skills and ability to communicate complex technical concepts/solutions both inside and outside of the organization.
  • Highly motivated, self-starter, who works well in team environments

Security Clearance
Please be aware this position requires one to be eligible for a security clearance. Security clearances may only be granted to U.S. citizens. In addition, applicants who accept a conditional offer of employment may be subject to government security investigation(s) and must meet eligibility requirements for access to classified information.