ZipRecruiter

Log In

1

Cpu Rtl Design Engineer Jobs in Vermont (NOW HIRING)

OnLogic, Inc.

Firmware Engineer

Burlington, VT · On-site

$100 - $125/hr

This dynamic role involves firmware and software coding across various CPU, SoC, and ... Working with the product definition and design teams to understand and meet firmware requirements ...

OnLogic

Firmware Engineer

South Burlington, VT · On-site

This dynamic role involves firmware and software coding across various CPU, SoC, and ... Working with the product definition and design teams to understand and meet firmware requirements ...

OnLogic

Firmware Engineer

South Burlington, VT · On-site

This dynamic role involves firmware and software coding across various CPU, SoC, and ... Working with the product definition and design teams to understand and meet firmware requirements ...

All JobsCpu Rtl Design Engineer JobsCpu Rtl Design Engineer Jobs in Vermont

Cpu Rtl Design Engineer information

See Vermont salary details

$43.1K

$93.7K

$168.5K

How much do cpu rtl design engineer jobs pay per year?

As of Sep 8, 2026, the average yearly pay for cpu rtl design engineer in Vermont is $93,725.00, according to ZipRecruiter salary data. Most workers in this role earn between $72,300.00 and $104,700.00 per year, depending on experience, location, and employer.

What is a CPU RTL design engineer?

CPU RTL (Register Transfer Level) Design Engineers are specialized hardware engineers who design, implement, and verify the digital logic that forms the core of computer processors. They use hardware description languages like Verilog or VHDL to create and simulate the functional blocks of CPUs, ensuring correct operation and optimal performance. Their work involves close collaboration with architecture, verification, and physical design teams to bring processor designs from conception to silicon. They also debug and optimize designs to meet power, speed, and area goals.

What are the key skills and qualifications needed to thrive as a CPU RTL design engineer?

To thrive as a CPU RTL Design Engineer, you need a strong background in digital logic design, computer architecture, and proficiency in hardware description languages like Verilog or VHDL, typically supported by a degree in electrical or computer engineering. Familiarity with industry-standard EDA tools such as Synopsys or Cadence, and experience with simulation, synthesis, and verification methodologies are essential. Strong problem-solving skills, attention to detail, and effective teamwork are crucial soft skills for success in this role. These competencies enable the accurate implementation, debugging, and optimization of complex CPU designs, ensuring performance and reliability in final hardware products.

What are some common challenges faced by CPU RTL design engineers when collaborating with verification and architecture teams?

CPU RTL Design Engineers often work closely with both verification and architecture teams to ensure that the design meets functional and performance requirements. A common challenge is ensuring clear communication of design intent and handling feedback from verification regarding corner cases or bugs. Balancing architectural changes with design timelines and maintaining synchronization across multiple teams can be demanding. Successful engineers proactively document their work, participate in regular sync-ups, and are open to iterative improvements based on collaborative feedback.

What is the difference between Cpu Rtl Design Engineer vs Cpu Verification Engineer?

AspectCpu Rtl Design EngineerCpu Verification Engineer
Primary FocusDesigning and developing RTL code for CPU componentsVerifying and testing RTL designs for correctness
Skills & CertificationsHDL languages (Verilog/VHDL), FPGA/ASIC design experienceHDL, testbench development, simulation tools
Work EnvironmentDesign teams, hardware development labsVerification teams, simulation environments
Industry UsageSemiconductor companies, CPU design firmsASIC/FPGA verification, chip validation

While both roles require HDL knowledge and work within hardware design environments, Cpu Rtl Design Engineers focus on creating the RTL code for CPU components, whereas Cpu Verification Engineers concentrate on testing and validating those designs to ensure functionality and performance.

What are popular job titles related to Cpu Rtl Design Engineer jobs in Vermont?

For Cpu Rtl Design Engineer jobs in Vermont, the most frequently searched job titles are:

What job categories do people searching Cpu Rtl Design Engineer jobs in Vermont look for?

The top searched job categories for Cpu Rtl Design Engineer jobs in Vermont are:

What cities in Vermont are hiring for Cpu Rtl Design Engineer jobs?

Cities in Vermont with the most Cpu Rtl Design Engineer job openings:

Cpu Rtl Design Engineer jobs near you
Infographic showing various Cpu Rtl Design Engineer job openings in Vermont as of August 2026, with employment types broken down into 86% Full Time, 12% Part Time, and 2% Contract. Highlights an 81% Physical, 5% Hybrid, and 14% Remote job distribution, with an average salary of $93,725 per year, or $45.1 per hour.

Physical Design Engineer Intern, MS - Summer 2027

Marvell

Burlington, VT • On-site

Temporary, Internship

Medical, Dental, Vision, Retirement

Posted 4 days ago

Job description

About Marvell

Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.

Your Team, Your Impact

Marvell's Physical Design teams span across multiple domains, giving you the opportunity to work on technologies that power next-generation cloud, AI, storage, and networking solutions. Some teams focus their design work on supporting architecture to GDSII (Graphic Data System) implementation of ASIC and processor designs. Other teams focus on timing analysis for future designs of our next-gen high-performance data center chips in a leading-edge CMOS process technology. Across all groups, you'll collaborate with your direct team and cross-functional partners, working through technical design challenges to ensure we meet the performance, power, and area requirements of an active design.

What You Can Expect

  • Perform synthesis, floor planning, place and route, clock insertion, timing analysis, and timing closure on complex logic blocks using industry standard EDA tools (PrimeTime, Tempus)
  • Write scripts in Python, TCL, Perl, and Shell to aid design and development activities
  • Utilize problem solving skills to analyze, debug, and implement fixes for design violations using CAD tools
  • Collaborate with RTL,Synthesis, andother Design teamsto resolve congestion & timingbottlenecks, and ensure that all designs converge & integratein a timely manner

What We're Looking For

  • Currently enrolled in aMaster'sDegreeinElectrical Engineering, Computer Engineering,or a related field with an expected graduation datebetweenFall 2027 - Summer 2028
  • Completed courses focusing onVLSI,digital logic, circuit design, computer architecture,RTL synthesis,Verilog orSystemVerilog,place and route, static timing analysis,digital systems,ormicroelectronics
  • Proficiencyin programming & scripting languages likePython, TCL, Perl, and Shell
  • Experience working in a Unix type environment
  • Experienceusingtoolslike Synopsys(PrimeTime),Cadence(Tempus), andMentor
  • Strong analysis, problem solving, and communication skills

Expected Base Pay Range (USD)

34 - 68, $ per hour.

The successful candidate's starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

This role is eligible to participate in Marvell's bonus and equity plans, including a new hire equity grant and annual equity refreshers, ensuring you are rewarded for your contributions and remain invested in the company's long-term success.

Additional Compensation and Benefit Elements

Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life's most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights for our interns: medical, dental, and vision coverage, perks and discounts, robust mental health resources to prioritize emotional well-being, and paid holidays. Additional compensation may be available for intern PhD candidates. We look forward to sharing more with you during the interview process.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com.

Interview Integrity

To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.

These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

#LI-TT1

Apply