Principal Mixed Signal RTL Design Engineer
San Jose, CA · On-site
$175K - $350K/yr
Translate validated MATLAB/Simulink controller models into production-quality RTL (Verilog / SystemVerilog) using HDL Coder or manual high-quality coding. * Design and implement supporting digital ...
