The MSIP UMC team is looking for an ASIC Design Verification Engineer to join our growing team. We develop leading-edge DDR technologies powering data center and machine learning workloads. This team ...
The MSIP UMC team is looking for an ASIC Design Verification Engineer to join our growing team. We develop leading-edge DDR technologies powering data center and machine learning workloads. This team ...
THE ROLE The AMD UMC Team (part of the MSIP organization) is looking for an ASIC Design Verification Engineer to join our growing team. We develop leading-edge DDR/LPDDR technologies powering data ...
THE ROLE The AMD UMC Team (part of the MSIP organization) is looking for an ASIC Design Verification Engineer to join our growing team. We develop leading-edge DDR/LPDDR technologies powering data ...
ASIC Design Verification Engineering Leader
San Jose, CA · On-site
$214K - $309K/yr
Meet the Team: Come join us and take part in shaping Cisco's revolutionary solutions for data ... As an ASIC Design Verification Leader, you will play a pivotal role in driving Cisco's next ...
ASIC Design Verification Engineering Leader
San Jose, CA · On-site
$214K - $309K/yr
Meet the Team: Come join us and take part in shaping Cisco's revolutionary solutions for data ... As an ASIC Design Verification Leader, you will play a pivotal role in driving Cisco's next ...
ASIC Design Verification Engineer
$200K - $350K/yr
Role Overview As an ASIC Design Verification Engineer, you will play a critical role in ensuring the functional correctness and performance of our AI inference ASICs. You will be responsible for ...
ASIC Design Verification Engineer
$200K - $350K/yr
Role Overview As an ASIC Design Verification Engineer, you will play a critical role in ensuring the functional correctness and performance of our AI inference ASICs. You will be responsible for ...
ASIC Design Verification Engineer
$167K - $245K/yr
Influence ASIC architecture and design to enable robust verification and high-quality silicon ... Why Cisco? At Cisco, we're revolutionizing how data and infrastructure connect and protect ...
ASIC Design Verification Engineer
$167K - $245K/yr
Influence ASIC architecture and design to enable robust verification and high-quality silicon ... Why Cisco? At Cisco, we're revolutionizing how data and infrastructure connect and protect ...
ASIC Design Verification Engineer
Minneapolis, MN · On-site
$125 - $150/hr
As a technical member of Micron's ASIC Design Verification team, you will have a key role in ... Bachelor's or Master's degree in Electrical Engineering, Computer Engineering or equivalent. * 2+ ...
ASIC Design Verification Engineer
Minneapolis, MN · On-site
$125 - $150/hr
As a technical member of Micron's ASIC Design Verification team, you will have a key role in ... Bachelor's or Master's degree in Electrical Engineering, Computer Engineering or equivalent. * 2+ ...
Senior ASIC Verification Engineer: Pre-Silicon Impact
Santa Clara, CA · On-site
$125 - $150/hr
Palo Alto Networks, Inc. is seeking a Design Verification Engineer for the ASIC team to ensure ASICs meet industry-leading requirements for performance and reliability. This role involves defining ...
Senior ASIC Verification Engineer: Pre-Silicon Impact
Santa Clara, CA · On-site
$125 - $150/hr
Palo Alto Networks, Inc. is seeking a Design Verification Engineer for the ASIC team to ensure ASICs meet industry-leading requirements for performance and reliability. This role involves defining ...
ASIC Design Verification Emulation Engineer
San Jose, CA · On-site
$167K - $245K/yr
Influence ASIC architecture and design to enable robust verification and high-quality silicon ... Why Cisco? At Cisco, we're revolutionizing how data and infrastructure connect and protect ...
ASIC Design Verification Emulation Engineer
San Jose, CA · On-site
$167K - $245K/yr
Influence ASIC architecture and design to enable robust verification and high-quality silicon ... Why Cisco? At Cisco, we're revolutionizing how data and infrastructure connect and protect ...
Senior ASIC Design Verification Engineer (Technical role) Position Description: As a technical member of Micron's ASIC Design Verification team, you will have a key role in development of advanced ...
Senior ASIC Design Verification Engineer (Technical role) Position Description: As a technical member of Micron's ASIC Design Verification team, you will have a key role in development of advanced ...
$250/hr
Role Overview As an ASIC Design Verification Engineer, you will play a critical role in ensuring the functional correctness and performance of our AI inference ASICs. You will be responsible for ...
$250/hr
Role Overview As an ASIC Design Verification Engineer, you will play a critical role in ensuring the functional correctness and performance of our AI inference ASICs. You will be responsible for ...
Principal ASIC Design Verification Engineer
OR · On-site +1
$190K - $285K/yr
The Role We are seeking a Principal ASIC Design Verification Engineer whose role will be to verify the functionality, performance, and robustness of our custom silicon designs. You will help define ...
Principal ASIC Design Verification Engineer
OR · On-site +1
$190K - $285K/yr
The Role We are seeking a Principal ASIC Design Verification Engineer whose role will be to verify the functionality, performance, and robustness of our custom silicon designs. You will help define ...
ASIC Design Verification Engineering Leader
$214K - $309K/yr
Meet the Team: Come join us and take part in shaping Cisco's revolutionary solutions for data ... As an ASIC Design Verification Leader, you will play a pivotal role in driving Cisco's next ...
ASIC Design Verification Engineering Leader
$214K - $309K/yr
Meet the Team: Come join us and take part in shaping Cisco's revolutionary solutions for data ... As an ASIC Design Verification Leader, you will play a pivotal role in driving Cisco's next ...
ASIC Design Verification Engineer
Santa Clara, CA · On-site
$107K - $161K/yr
As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance ...
ASIC Design Verification Engineer
Santa Clara, CA · On-site
$107K - $161K/yr
As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance ...
Senior ASIC Design Verification Engineer (Technical role) Position Description: As a technical member of Micron's ASIC Design Verification team, you will have a key role in development of advanced ...
Senior ASIC Design Verification Engineer (Technical role) Position Description: As a technical member of Micron's ASIC Design Verification team, you will have a key role in development of advanced ...
ASIC Design Verification Engineer
Austin, TX · On-site
$250/hr
Role Overview As an ASIC Design Verification Engineer, you will play a critical role in ensuring the functional correctness and performance of our AI inference ASICs. You will be responsible for ...
ASIC Design Verification Engineer
Austin, TX · On-site
$250/hr
Role Overview As an ASIC Design Verification Engineer, you will play a critical role in ensuring the functional correctness and performance of our AI inference ASICs. You will be responsible for ...
Principal ASIC Design Verification Engineer
Seattle, WA · On-site
$190K - $285K/yr
The Role We are seeking a Principal ASIC Design Verification Engineer whose role will be to verify the functionality, performance, and robustness of our custom silicon designs. You will help define ...
Principal ASIC Design Verification Engineer
Seattle, WA · On-site
$190K - $285K/yr
The Role We are seeking a Principal ASIC Design Verification Engineer whose role will be to verify the functionality, performance, and robustness of our custom silicon designs. You will help define ...
ASIC Design Verification Engineer
Austin, TX · On-site
$200K - $350K/yr
Role Overview As an ASIC Design Verification Engineer, you will play a critical role in ensuring the functional correctness and performance of our AI inference ASICs. You will be responsible for ...
ASIC Design Verification Engineer
Austin, TX · On-site
$200K - $350K/yr
Role Overview As an ASIC Design Verification Engineer, you will play a critical role in ensuring the functional correctness and performance of our AI inference ASICs. You will be responsible for ...
Senior ASIC Design Verification Engineer
Seattle, WA · On-site
$170K - $250K/yr
The Role We are seeking a Senior ASIC Design Verification Engineer whose role will be to verify the functionality, performance, and robustness of our custom silicon designs. You will help define the ...
Senior ASIC Design Verification Engineer
Seattle, WA · On-site
$170K - $250K/yr
The Role We are seeking a Senior ASIC Design Verification Engineer whose role will be to verify the functionality, performance, and robustness of our custom silicon designs. You will help define the ...
As a technical member of Micron's ASIC Design Verification team, you will have a key role in ... Bachelor's or Master's degree in Electrical Engineering, Computer Engineering or equivalent. * 2+ ...
As a technical member of Micron's ASIC Design Verification team, you will have a key role in ... Bachelor's or Master's degree in Electrical Engineering, Computer Engineering or equivalent. * 2+ ...
ASIC Design Verification Engineer
Santa Clara, CA · On-site
$125 - $150/hr
As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance ...
ASIC Design Verification Engineer
Santa Clara, CA · On-site
$125 - $150/hr
As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance ...
Cisco Asic Design Verification Engineer information
See salary details
$105.5K - $111.1K
0% of jobs
$111.1K - $116.7K
0% of jobs
$116.7K - $122.3K
0% of jobs
$122.3K - $127.9K
0% of jobs
$127.9K - $133.5K
0% of jobs
$135.6K is the 25th percentile. Wages below this are outliers.
$133.5K - $139K
65% of jobs
$139K - $144.6K
0% of jobs
$144.6K - $150.2K
0% of jobs
$150.2K - $155.8K
0% of jobs
$155.8K - $161.4K
0% of jobs
$163K is the 75th percentile. Wages above this are outliers.
$161.4K - $167K
35% of jobs
$105.5K
$149.2K
$167K
How much do cisco asic design verification engineer jobs pay per year?
What are popular job titles related to Cisco Asic Design Verification Engineer jobs?
For Cisco Asic Design Verification Engineer jobs, the most frequently searched job titles are:
ASIC Design Verification Engineer
Austin, TX
Full-time
Re-posted 3 days ago
Advanced Micro Devices rating
8.6
Based on 13 frontline employees who took The Breakroom Quiz
28th of 162 rated electronics manufacturers
Job description
WHAT YOU DO AT AMD CHANGES EVERYTHING
At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.
The Role:
The MSIP UMC team is looking for an ASIC Design Verification Engineer to join our growing team. We develop leading-edge DDR technologies powering data center and machine learning workloads. This team is part of the development for tomorrow’s client, server, embedded, graphics, and semi-custom chips. You will be involved in all aspects of IP verification starting from helping to create a verification architecture, defining test plans, verification environment development, and verification closure/sign-off. You will be taking part in key technical leadership activities and collaborating with DV Architects and DV leads in shaping cutting verification environments for current and future programs.
As a key contributor to the success of AMD’s IP, you will be part of a leading team to drive and improve AMD’s abilities to deliver the highest quality, industry leading technologies to market. The NBIO Team fosters and encourages continuous technical innovation to showcase successes as well as facilitate continuous career development.
The Person:
Strong analytical thinking and problem-solving skills, excellent attention to detail.
Possesses good teamwork, communication and interpersonal skills
A self-starter and able to independently drive tasks to completion
Enjoy working in a fast-paced, multi-project team environment using state-of-the-art tools and technology
Possesses a continuous improvement mind-set
Key Responsibilities:
- Collaborate with IP architects to come up with verification architecture, verification methodology, improvements, and development plans
- Taking on some key technical leadership responsibilities to help current DV leads and DV Architects
- Participate in verification of complex IP blocks and take end-to-end ownership of key features for all projects
- Work on test plans, verification environment development, regression, and coverage closure
- Develop modifying and maintaining VIP, libraries, verification environments, testcases (random and directed) using System Verilog/UVM/SystemC
- Triaging and Debugging Regressions
- Analyzing code and functional coverage
- Deploying industry-leading verification methodologies such as UVM and formal Verification
- Reproducing functional bugs found in post-silicon in dynamic simulation and/or formal verification environments
- Conducting and participating in code reviews
- Develop and maintain scripts and tools to continuously improve in engineering infrastructure, methodology and execution
Preferred Experience:
- ASIC verification experience
- Strong understanding of digital design and computer architecture
- Strong understanding and experience in block-level constrained random verification
- Proficient in Verilog, System Verilog, C/C++, UVM, OOP, and working in Linux and Windows environments
- ASIC design knowledge and be able to debug System Verilog RTL code using simulation tools
- Experience in formal verification would be an asset
Academic Credentials:
- BS/MS degree in Engineering (Electrical, Electronics, Computer) or Computer Science.
This role is not eligible for visa sponsorship.
#LI-DP1
Benefits offered are described: AMD benefits at a glance.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.
AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.
This posting is for an existing vacancy.
Qualifications:Benefits offered are described: AMD benefits at a glance.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.
AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.
This posting is for an existing vacancy.
Education:UNAVAILABLEEmployment Type: FULL_TIMEWhat Advanced Micro Devices employees say
Pay
Benefits
Hours and flexibility
Workplace
Get the full story on Breakroom
About Advanced Micro Devices (AMD)
Sourced by ZipRecruiter
Industry
Computer and electronic product manufacturing and manufacturing
Company size
5,001 - 10,000 Employees
Headquarters location
Sunnyvale, CA, US