DDRSS Validation Engineer (RTL + Silicon Debug)
San Diego, CA · On-site
$140K - $210K/yr
We are seeking a highly motivated validation engineer with strong debugging and firmware ... RTL simulation (Verilog/SystemVerilog) * Emulation platforms * Post‑silicon environments
