ZipRecruiter

Log In

1

Chip Engineer Jobs (NOW HIRING)

Astera Labs

Chip Lead, Senior Director

San Jose, CA · On-site

Drive chip development execution from RTL to GDSII, ensuring architecture, implementation, and ... Anticipate challenges early, drive alignment across all engineering functions, ensuring risks ...

Brahma Consulting Group

Head of AI

Palo Alto, CA · On-site

$350K - $500K/yr

You should bring deep expertise in ML for chip design, as well as leadership experience in high-performance engineering teams. Responsibilities * Contribute to building the ML roadmap and research ...

NXP Semiconductors

Senior IP Project Engineer

Austin, TX · On-site

$98K - $127K/yr

Austin, Texas We are part of ACE (AI & Chip Engineering), a central design organization within NXP, developing products for multiple business lines in Automotive, Internet of Things (IoT), Networking ...

next page

Showing results 1-20

All JobsChip Engineer Jobs

Chip Engineer information

What are chip engineers?

Chip engineers, also known as semiconductor or integrated circuit (IC) engineers, design, develop, and test microchips that power electronic devices such as computers, smartphones, and automotive systems. They work with complex circuitry, ensuring that chips meet performance, size, and energy efficiency requirements. Chip engineers collaborate with other specialists in areas like software, hardware, and manufacturing to bring advanced semiconductor products from concept to production.

What are the key skills and qualifications needed to thrive as a Chip Engineer, and why are they important?

To thrive as a Chip Engineer, you need a solid background in electrical engineering, semiconductor physics, and integrated circuit (IC) design, usually supported by a relevant engineering degree. Proficiency with tools like CAD software (e.g., Cadence, Synopsys), HDL languages (such as Verilog or VHDL), and familiarity with industry standards or certifications are critical. Strong problem-solving skills, attention to detail, and effective teamwork make someone excel in this role. These skills and qualities are essential for designing reliable, high-performance chips that meet rigorous technical requirements and tight project deadlines.

What is the difference between Chip Engineer vs Hardware Design Engineer?

AspectChip EngineerHardware Design Engineer
Required CredentialsBachelor's or Master's in Electrical Engineering, Computer Engineering, or related fieldsBachelor's or Master's in Electrical Engineering, Computer Engineering, or related fields
Work EnvironmentDesign labs, fabrication facilities, simulation softwareDesign labs, schematic tools, testing environments
Industry UsageSemiconductor companies, electronics firms, tech companiesElectronics manufacturers, consumer device companies, aerospace
Common Search/ComparisonYesYes

Chip Engineers focus on designing and developing integrated circuits and chips, often working on the entire chip architecture. Hardware Design Engineers concentrate on creating detailed schematics and layouts for electronic hardware components, including circuit boards and systems. While both roles require similar educational backgrounds and work environments, Chip Engineers typically work more on the semiconductor level, whereas Hardware Design Engineers focus on the physical hardware implementation.

What are some typical challenges a Chip Engineer faces when working on new semiconductor designs?

Chip Engineers often encounter challenges such as balancing power consumption, performance, and area (PPA) during the design process. Meeting aggressive timelines while ensuring design verification and manufacturability can also be demanding. Additionally, collaborating closely with cross-functional teams like software, hardware, and testing engineers is crucial for resolving integration issues and optimizing chip functionality. Staying updated with rapid advancements in fabrication technologies and EDA tools is essential for success in this fast-paced environment.
More about Chip Engineer jobs
What cities are hiring for Chip Engineer jobs? Cities with the most Chip Engineer job openings:
What states have the most Chip Engineer jobs? States with the most job openings for Chip Engineer jobs include:
What job categories do people searching Chip Engineer jobs look for? The top searched job categories for Chip Engineer jobs are:
Chip Engineer jobs near you
Infographic showing various Chip Engineer job openings in the United States as of June 2026, with employment types broken down into 83% Full Time, and 17% Part Time. Highlights an 96% Physical, 2% Hybrid, and 2% Remote job distribution.
Sr. Full Chip Physical Verification Engineer (Silicon Engineering)

Sr. Full Chip Physical Verification Engineer (Silicon Engineering)

SpaceX

Sunnyvale, CA • On-site

$175K - $280K/yr

Other

Medical, Dental, Vision, Life, Retirement, PTO

Posted yesterday

SpaceX rating

8.7

Company rating: 8.7 out of 10

Based on 144 frontline employees who took The Breakroom Quiz

14th of 60 rated aerospace companies

Job description

SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.
SR. FULL CHIP PHYSICAL VERIFICATION ENGINEER (SILICON ENGINEERING)
At SpaceX we're leveraging our experience in building rockets and spacecraft to deploy Starlink, the world's most advanced broadband internet system. Starlink is the world's largest satellite constellation and is providing fast, reliable internet to millions of users worldwide. We design, build, test, and operate all parts of the system - thousands of satellites, consumer receivers that allow users to connect within minutes of unboxing, and the software that brings it all together. We've only begun to scratch the surface of Starlink's potential global impact and are looking for best-in-class engineers to help maximize Starlink's utility for communities and businesses around the globe.
We are seeking a motivated, proactive, and intellectually curious engineer who will work alongside world-class cross-disciplinary teams (systems, firmware, architecture, design, validation, product engineering, ASIC implementation). In this role, you will be developing cutting-edge next-generation silicon for deployment in space and ground infrastructures around the globe. These chips are enabling connectivity in places it has previously not been available, affordable or reliable. Your efforts will help deliver cutting-edge solutions that will expand the performance and capabilities of the Starlink network.
RESPONSIBILITIES:
  • Own and execute full-chip DRC, LVS, ESD, PERC and antenna signoff using industry standard tools like Calibre, ICV, or Pegasus
  • Develop, maintain, and optimize physical verification flows for advanced node SoC's.
  • Interpret and implement foundry Design Rule Manuals (DRM) - translate rule updates into verified flow changes
  • Debug and resolve complex DRC/LVS violations across hierarchical full-chip designs
  • Perform ESD verification - validate protection strategies, current paths, and CDM/HBM compliance
  • Drive tapeout readiness by coordinating signoff across block and top-level and Hard IP design teams
  • Engage directly with foundry teams to resolve DRM ambiguities and waiver requests.
  • Develop/modify design flows as needed to meet the overall design quality of results and chip integration requirements.Leverage AI agents to automate rule deck validation, violation triage, and signoff reporting workflows

BASIC QUALIFICATIONS:
  • Bachelor's degree in electrical engineering, computer engineering or computer science
  • 5+ years of ASIC and/or physical design flow development experience in industry

PREFERRED SKILLS AND EXPERIENCE:
  • Experience and deep understanding of SOC top level physical design flows (floor-planning, I/O, bump & RDL planning, hard IP integration, partitioning, power/ground grid generation, pin assignment, DFT, partition hardening, special clock handling, feedthrough flows, special interface/interconnect planning and implementation)
  • Experience in IP integration (e.g. memories, I/O's, analog IPs, SerDes, DDR etc.)
  • Deep expertise in DRC, LVS, PERC and ESD verification methodologies
  • Hands-on proficiency with Calibre, ICV (IC Validator), or Pegasus
  • Direct foundry DRM experience - able to read, interpret, and implement complex rule decks
  • Experience at advanced nodes (4nm and below)
  • Experience with large SOC designs (>10M gates) with frequencies in excess of 1GHZ
  • Excellent scripting skills (csh/bash, Perl, Python TCL, Makefile etc.)
  • Self-driven individual with a can-do attitude, and an ability to work in a dynamic group environment

ADDITIONAL REQUIREMENTS:
  • Ability to work extended hours and weekends as needed to meet critical project milestones

COMPENSATION AND BENEFITS:
Pay range:
Physical Design Engineer/Senior: $175,000.00 - $280,000.00/per year
Your actual level and base salary will be determined on a case-by-case basis and may vary based on the following considerations: job-related knowledge and skills, education, and experience.
Base salary is just one part of your total rewards package at SpaceX. You may also be eligible for long-term incentives, in the form of company stock, stock options, or long-term cash awards, as well as potential discretionary bonuses and the ability to purchase additional stock at a discount through an Employee Stock Purchase Plan. You will also receive access to comprehensive medical, vision, and dental coverage, access to a 401(k) retirement plan, short & long-term disability insurance, life insurance, paid parental leave, and various other discounts and perks. You may also accrue 3 weeks of paid vacation & will be eligible for 10 or more paid holidays per year. Exempt employees are eligible for 5 days of sick leave per year.
ITAR REQUIREMENTS:
    Learn more about the ITAR here.

SpaceX is an Equal Opportunity Employer; employment with SpaceX is governed on the basis of merit, competence and qualifications and will not be influenced in any manner by race, color, religion, gender, national origin/ethnicity, veteran status, disability status, age, sexual orientation, gender identity, marital status, mental or physical disability or any other legally protected status.
Applicants wishing to view a copy of SpaceX's Affirmative Action Plan for veterans and individuals with disabilities, or applicants requiring reasonable accommodation to the application/interview process should reach out to

What SpaceX employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom

Apply