ZipRecruiter

Log In

1

Chip Architect Jobs in Indiana (NOW HIRING)

CFS

Embedded Software Engineer

Fort Wayne, IN · Hybrid

$150K - $175K/yr

What You'll Do * Code & Architect: Spend at least 50% of your time writing and architecting ... Fast‑Paced Projects: 18-24 month project cycles with exposure to multiple chip vendors (NXP, TI ...

All JobsChip Architect JobsChip Architect Jobs in Indiana

Chip Architect information

See Indiana salary details

$44.2K

$122.5K

$191.7K

How much do chip architect jobs pay per year?

As of Jun 29, 2026, the average yearly pay for chip architect in Indiana is $122,519.00, according to ZipRecruiter salary data. Most workers in this role earn between $86,600.00 and $158,000.00 per year, depending on experience, location, and employer.

What jobs will boom in 2026?

In 2026, roles related to chip architecture and semiconductor design are expected to grow due to increasing demand for advanced electronics and AI hardware. Skills in VLSI design, hardware description languages, and proficiency with CAD tools will be valuable for chip architects and related positions. The industry will also see growth in embedded systems and IoT device development jobs.

What are some common challenges faced by Chip Architects when translating system requirements into chip designs?

Chip Architects often face the challenge of balancing performance, power consumption, and cost constraints while translating high-level system requirements into detailed chip architectures. They must ensure that their designs can be efficiently implemented in silicon, taking into account factors like manufacturability, scalability, and integration with existing hardware and software. Collaborating closely with cross-functional teams—such as hardware, software, and verification engineers—is essential to address issues early and ensure alignment throughout the development process. Staying updated with rapidly evolving semiconductor technologies and industry standards is also a key part of overcoming these challenges.

What does a Chip Architect do?

A Chip Architect is responsible for designing the overall structure and functionality of integrated circuits or microchips. They define the chip's architecture, specifying how different components such as processors, memory, and interfaces work together to achieve desired performance, power, and area targets. Chip Architects collaborate with hardware engineers, software developers, and verification teams to ensure the final product meets technical specifications and industry standards. Their work is crucial for developing advanced electronics used in computers, smartphones, and other digital devices.

What is the highest paid architect job?

The highest paid roles for chip architects are typically senior or lead positions in semiconductor companies, with salaries often exceeding $200,000 annually. Factors such as experience, expertise in hardware design, and working for major tech firms or chip manufacturers influence compensation levels.

What is the difference between Chip Architect vs Hardware Design Engineer?

AspectChip ArchitectHardware Design Engineer
Required CredentialsBachelor's or Master's in Electrical Engineering, Computer Engineering, or related fields; experience in chip design and architectureBachelor's or Master's in Electrical Engineering, Computer Engineering, or related fields; focus on circuit design and implementation
Work EnvironmentDesign teams, R&D labs, collaborative project settingsDesign labs, testing facilities, manufacturing environments
Employer & Industry UsageSemiconductor companies, tech firms, integrated circuit manufacturersElectronics companies, semiconductor firms, hardware development labs

The main difference is that a Chip Architect focuses on designing the overall architecture and high-level specifications of chips, while a Hardware Design Engineer concentrates on implementing circuit designs based on specifications. Both roles require electrical engineering expertise, but the Chip Architect is more involved in conceptual and architectural decisions, whereas the Hardware Design Engineer handles detailed circuit development and testing.

What are the key skills and qualifications needed to thrive as a Chip Architect, and why are they important?

To thrive as a Chip Architect, you need deep expertise in computer architecture, digital circuit design, and strong analytical skills, usually supported by an advanced degree in electrical engineering or a related field. Familiarity with hardware description languages (like Verilog or VHDL), EDA tools, and simulation platforms is essential, along with knowledge of industry-standard protocols. Strong problem-solving abilities, effective communication, and leadership skills set outstanding chip architects apart when collaborating across multidisciplinary teams. These competencies are crucial for designing efficient, innovative chips that meet performance, power, and cost requirements in a highly competitive technology industry.

What engineer makes $500,000 a year?

Senior chip architects or lead hardware engineers in the semiconductor industry can earn $500,000 or more annually, especially with extensive experience, advanced skills in VLSI design, and working at major technology companies. High compensation often includes bonuses, stock options, and other incentives for top-tier professionals in specialized roles.

What jobs can DT get you?

A Chip Architect is responsible for designing and developing integrated circuit hardware, including microprocessors and other semiconductor devices. This role often leads to positions such as hardware engineer, system architect, or design engineer, and requires knowledge of digital design, hardware description languages, and electronic design automation tools.
What are popular job titles related to Chip Architect jobs in Indiana? For Chip Architect jobs in Indiana, the most frequently searched job titles are:
What job categories do people searching Chip Architect jobs in Indiana look for? The top searched job categories for Chip Architect jobs in Indiana are:
What cities in Indiana are hiring for Chip Architect jobs? Cities in Indiana with the most Chip Architect job openings:
Chip Architect jobs near you
Infographic showing various Chip Architect job openings in Indiana as of June 2026, with employment types broken down into 80% Full Time, 4% Part Time, and 16% Contract. Highlights an 94% Physical, 3% Hybrid, and 3% Remote job distribution, with an average salary of $122,519 per year, or $58.9 per hour.

Principal Microelectronics Architect

TAP Engineering LLC

Bloomington, IN • On-site, Remote

Full-time

Medical, Dental, Vision, Retirement, PTO

Posted 10 days ago

Job description

Principal Microelectronics Architect (SME)
Remote (U.S.) | Full-Time | Secret Clearance Required
Position: Principal Microelectronics Architect (SME)
Location: Remote (Periodic On-site Support as Needed)
Category: Hardware Engineering / Systems Architecture
Clearance Requirement: U.S. Citizenship Required; Active Secret Clearance
Education Requirement: Bachelor's Degree in Electrical Engineering, Computer Engineering, or related discipline (Master's or PhD preferred)
Experience Requirement: 10+ Years in Microelectronics Design, Semiconductor Development, or IP Architecture
Position Overview
We are seeking an experienced Principal Microelectronics Architect to serve as a Subject Matter Expert (SME) supporting a critical government-sponsored microelectronics modernization initiative. This role will provide technical leadership in the development of a secure, collaborative design environment focused on advancing semiconductor innovation, intellectual property reuse, and next-generation design workflows.
The selected candidate will work within a highly technical team responsible for defining architecture, standards, and governance models that support the development and integration of advanced microelectronics technologies. This position offers the opportunity to influence long-term strategy while working closely with government stakeholders, industry partners, and engineering teams across the semiconductor ecosystem.
The ideal candidate brings deep expertise in microelectronics design, silicon IP, system-on-chip (SoC) architecture, FPGA technologies, and semiconductor design workflows, along with the ability to communicate complex technical concepts to both technical and executive audiences.
Key Responsibilities
Strategic Technical Leadership
  • Serve as a trusted technical advisor supporting the development of secure, cloud-enabled microelectronics design environments.
  • Provide expertise in semiconductor design methodologies, silicon IP reuse, and design ecosystem modernization.
  • Guide architectural decisions that support long-term scalability, interoperability, and sustainability.
Intellectual Property Management & Governance
  • Develop and validate standards for managing reusable design IP repositories.
  • Establish best practices for secure integration and lifecycle management of commercial and government-developed IP assets.
  • Assess technical risks, licensing considerations, and long-term sustainability of IP portfolios.
  • Support governance strategies that promote efficient IP sharing and collaboration.
Design Flow & Technology Integration
  • Evaluate and optimize semiconductor design workflows across modern engineering environments.
  • Support the integration of foundry-qualified design flows and advanced packaging technologies.
  • Promote interoperability across multiple vendors, toolchains, and semiconductor platforms.
  • Identify opportunities to accelerate development timelines and improve engineering productivity.
Technical Assessments & Program Execution
  • Conduct technology evaluations and produce technical assessment reports.
  • Deliver recommendations related to design infrastructure, tool interoperability, and ecosystem scalability.
  • Support milestone reviews and provide technical briefings to program leadership and stakeholders.
  • Contribute to strategic roadmaps that support future program growth and modernization efforts.
Stakeholder Collaboration
  • Coordinate requirements and technical activities across government organizations, industry partners, research institutions, and engineering teams.
  • Facilitate collaboration among stakeholders focused on semiconductor design, fabrication, packaging, and testing.
  • Build consensus around standards, processes, and technical direction.
Required Qualifications
  • Bachelor's degree in Electrical Engineering, Computer Engineering, or a related technical discipline
  • 10+ years of experience in microelectronics design, semiconductor development, FPGA design, or System-on-Chip (SoC) architecture
  • Deep understanding of silicon IP development, integration, validation, and reuse methodologies
  • Experience evaluating and managing third-party intellectual property within complex hardware environments
  • Familiarity with industry-standard Electronic Design Automation (EDA) tools, including:
    • Cadence
    • Synopsys
    • Siemens EDA
  • Understanding of cloud-enabled design environments and collaborative engineering workflows
  • Strong knowledge of semiconductor design processes and technology development lifecycles
  • Exceptional technical writing, documentation, and presentation skills
  • Ability to communicate complex technical concepts to both engineering teams and executive leadership
  • U.S. Citizenship with the ability to obtain and maintain a Secret security clearance
Preferred Qualifications
  • Active Secret clearance or higher preferred
  • Experience supporting government-sponsored microelectronics programs
  • Familiarity with trusted semiconductor manufacturing and supply chain assurance initiatives
  • Experience with advanced packaging technologies and chiplet architectures
  • Knowledge of modern semiconductor fabrication processes and foundry ecosystems
  • Familiarity with radiation-hardened, high-reliability, or mission-critical electronics
  • Experience supporting collaborative research and development initiatives involving government, industry, and academia
  • Knowledge of leading semiconductor foundries and advanced process technologies
Benefits Overview
TAP Engineering offers a comprehensive and highly competitive benefits package designed to support your health, financial well-being, professional growth, and work-life balance.
  • Paid Time Off: 15-25 days of PTO annually based on tenure, plus 11 paid holidays with no use-it-or-lose-it policy.
  • Retirement Benefits: Up to a 15% employer contribution to your 401(k) through a combination of company match and profit-sharing.
  • Comprehensive Medical Coverage: Employer-paid medical insurance for employees, with optional enhanced plans and dependent coverage available.
  • Dental & Vision Insurance: Employer-paid dental and vision coverage with optional buy-up plans.
  • Tuition Reimbursement: Up to $36,000 annually for approved degree programs, certifications, and continuing education opportunities.
  • Wellness & Employee Support Programs: Employee Assistance Program (EAP), wellness incentives, virtual healthcare services, prescription savings programs, and travel assistance resources.
  • Additional Employee Perks: Access to employee discount programs and other company-sponsored benefits.
  • Performance-Based Recognition: Merit increases, performance bonuses, and employee referral bonuses designed to reward contributions and success.
Why Join Us?
This is a unique opportunity to help shape the future of microelectronics design and collaboration within a highly visible national-level initiative. You'll work alongside industry and government leaders, influence next-generation design environments, and contribute to the development of technologies that will impact critical systems for years to come.
The role begins with an initial six-month technical engagement focused on architecture definition, standards development, and technology assessments. Successful completion of Phase 1 is expected to lead to a five-year follow-on effort, providing the opportunity to serve as a technical lead for a major microelectronics modernization initiative and help shape its long-term architecture, standards, and implementation strategy.

Apply