ZipRecruiter

Log In

1

Assistant Digital Signal Processing Engineer Jobs in Chicago, IL

Fermilab

LLRF FPGA Design Engineer

Batavia, IL · On-site

$111K - $146K/yr

Fermilab seeks a highly motivated LLRF System Design Engineer in the Accelerator Division RF ... A strong understanding of digital signal processing, control system design, embedded systems ...

Fermilab

LLRF FPGA Design Engineer

Batavia, IL · On-site

$111K - $146K/yr

Fermilab seeks a highly motivated LLRF System Design Engineer in the Accelerator Division RF ... A strong understanding of digital signal processing, control system design, embedded systems ...

NinjaTrader

GRC Engineer

Chicago, IL · On-site

You'll serve as the bridge between Security, Engineering, and the business by transforming manual, evidence-heavy compliance work into automated, repeatable processes while helping leadership ...

Odyssey

Underwriting Assistant, Digital Health

Chicago, IL · On-site

$60K - $75K/yr

As an Underwriting Support Assistant, you will play a pivotal role in ensuring the smooth and efficient functioning of the underwriting process, contributing to the success of our digital health ...

Koch Industries

Sr. Signal Integrity Engineer

Lisle, IL · On-site

$164K/yr

Your Job We are seeking a highly skilled Senior Signal Integrity (SI) Engineer to lead the measurement, analysis, and validation of high-speed digital and RF interconnects, including connectors ...

New

Eliyan

Digital - SerDes Digital Design Lead

Mundelein, IL · On-site

$138K/yr

... GAA process nodes * Collaborate closely with analog/mixed-signal designers on SerDes AFE ... D in Electrical Engineering, Computer Engineering, or related fields * 12+ years of experience in ...

Resideo

Sr Embedded Engineer

Aurora, IL · On-site

$99K - $135K/yr

Collaborate with hardware engineers to define system requirements and specifications for sensor ... and digital sensor interfaces, data formats, and signal processing techniques. * Experience with ...

Resideo

Sr Embedded Engineer

Aurora, IL · Hybrid

$99K - $135K/yr

Collaborate with hardware engineers to define system requirements and specifications for sensor ... and digital sensor interfaces, data formats, and signal processing techniques. * Experience with ...

previous pagenext page

Showing results 21-40

All JobsDigital Signal Processing Engineer JobsAssistant Digital Signal Processing Engineer JobsAssistant Digital Signal Processing Engineer Jobs in Chicago, IL

Assistant Digital Signal Processing Engineer information

See Chicago, IL salary details

$10

$23

$45

How much do assistant digital signal processing engineer jobs pay per hour?

As of Aug 16, 2026, the average hourly pay for assistant digital signal processing engineer in Chicago, IL is $23.71, according to ZipRecruiter salary data. Most workers in this role earn between $17.84 and $25.53 per hour, depending on experience, location, and employer.

What are the most commonly searched types of Digital Signal Processing Engineer jobs in Chicago, IL?

The most popular types of Digital Signal Processing Engineer jobs in Chicago, IL are:

What are popular job titles related to Assistant Digital Signal Processing Engineer jobs in Chicago, IL?

For Assistant Digital Signal Processing Engineer jobs in Chicago, IL, the most frequently searched job titles are:

What job categories do people searching Assistant Digital Signal Processing Engineer jobs in Chicago, IL look for?

The top searched job categories for Assistant Digital Signal Processing Engineer jobs in Chicago, IL are:

Assistant Digital Signal Processing Engineer jobs near you
Infographic showing various Assistant Digital Signal Processing Engineer job openings in Chicago, IL as of June 2026, with employment types broken down into 67% Full Time, and 33% Contract. Highlights an 67% In-person, and 33% Remote job distribution, with an average salary of $49,325 per year, or $23.7 per hour.

Digital - Principal Systems/DSP Engineer

Eliyan

Mundelein, IL

Full-time

Re-posted 24 days ago

Job description

Join the leading chiplet startup! As the Principal Systems/DSP Engineer at Eliyan, you will define and drive the DSP architecture for next-generation 224G and 448G SerDes designs powering tomorrow’s chiplet-based systems with best-in-class power, area, manufacturability, and design flexibility. You will own the end-to-end system modeling, equalization algorithm development, and CDR architecture for industry-leading SerDes IPs implemented on advanced 3nm/2nm process nodes. You will work with a cross-functional team of experts that operate from first principles, innovate and push the envelope to create high-volume and high-performance manufacturable products. We offer a fun work environment with excellent benefits
Key Responsibilities:
  • Define and architect low-power DSP architectures for 224G PAM4 and 448G SerDes designs, driving key trade-offs between power, performance, and area
  • Develop and maintain behavioral models of mixed-signal transceiver circuits using MATLAB, Simulink, C, and/or Python for system-level performance prediction and design specification
  • Develop, evaluate, and optimize equalization algorithms including FFE, DFE, CTLE, and MLSE/MLSD for 224G/448G channel loss and impairment compensation
  • Derive and specify analog front-end (AFE), DAC/ADC, and PLL performance targets from system-level BER and link budget analyses
  • Design and optimize adaptive DSP algorithms for channel compensation, including adaptation convergence strategies, calibration sequencing, and robustness across PVT corners
  • Architect and evaluate clock and data recovery (CDR) algorithms and loop dynamics, including jitter tolerance analysis, bang-bang and linear CDR trade-offs, and frequency acquisition strategies
  • Perform system-level simulations and trade-off analyses balancing power consumption (digital and analog), performance, and BER requirements
  • Collaborate closely with analog, digital RTL, and physical design teams to ensure algorithm-to-implementation fidelity and power-efficient silicon realization
  • Develop and evaluate FEC solutions including inner/outer FEC architectures, RS-FEC (KP4/KP8) integration, and concatenated coding schemes per IEEE 802.3dj and OIF CEI-224G standards
  • Drive silicon bring-up and characterization test plans, correlating pre-silicon system models with post-silicon measurements to validate DSP performance
  • Define lab validation methodologies and work with characterization teams on silicon debug, performance benchmarking, and standard compliance testing
  • Provide technical leadership to customers and partners on system-level link performance, interoperability, and algorithmic optimization
Qualification:
  • Masters or Ph.D in Electrical Engineering, Computer Engineering, or related fields
  • 10+ years of experience in DSP system architecture and algorithm development for high-speed serial communication systems, with hands-on work at 112G PAM4 or higher data rates
  • Deep expertise in digital communication and signal processing theory, including PAM4 modulation, equalization architectures, CDR loop dynamics, and statistical channel modeling
  • Expert-level proficiency in system modeling using MATLAB, Simulink, C, and/or Python with demonstrated ability to build production-quality behavioral models
  • Strong working knowledge of high-speed serial protocols and standards including Ethernet (IEEE 802.3ck/df/dj), PCIe, UCIe, and OIF CEI specifications
  • Solid understanding of mixed-signal circuit design concepts (DAC/ADC architectures, PLL phase noise, AFE linearity) and their impact on DSP algorithm performance and link budget
  • Proven ability to collaborate across analog, digital, and verification teams to translate algorithmic intent into silicon-ready implementations
  • Hands-on experience with 112G/224G SerDes products with proven tapeout or silicon characterization results
  • Detailed knowledge of OIF CEI-224G and IEEE 802.3dj standards including link budget allocation, compliance test methodologies, and FEC performance metrics
  • Experience with chiplet D2D interconnects, optical/electrical interfaces (VCSEL, EML), or DRAM/HBM PHY systems a plus

We may use artificial intelligence (AI) tools to support parts of the hiring process, such as reviewing applications, analyzing resumes, or assessing responses and identifying potential inconsistencies or verification signals in application materials based on available information. These tools assist our recruitment team but do not replace human judgment. Final hiring decisions are ultimately made by humans. If you would like more information about how your data is processed, please contact us.