ZipRecruiter

Log In

1

Asic Implementation Engineer Jobs (NOW HIRING)

next page

Showing results 1-20

People also search for

All JobsAsic Implementation Engineer Jobs

Asic Implementation Engineer information

See salary details

$26

$51

$80

How much do asic implementation engineer jobs pay per hour?

As of Jun 7, 2026, the average hourly pay for asic implementation engineer in the United States is $51.41, according to ZipRecruiter salary data. Most workers in this role earn between $38.46 and $61.06 per hour, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive as an ASIC Implementation Engineer, and why are they important?

To thrive as an ASIC Implementation Engineer, you need a solid background in digital design, Verilog or VHDL, and a degree in electrical or computer engineering. Familiarity with EDA tools such as Synopsys Design Compiler, Cadence Encounter, and industry-standard verification and timing analysis tools is typically expected. Strong problem-solving, attention to detail, and effective teamwork skills help you excel in complex, deadline-driven projects. These abilities are crucial for ensuring high-quality, efficient ASIC designs that meet project requirements and industry standards.

What are ASIC Implementation Engineers?

ASIC Implementation Engineers are specialized professionals who focus on the physical design and realization of Application-Specific Integrated Circuits (ASICs). They take high-level design specifications and translate them into layouts that can be manufactured as integrated circuits. Their responsibilities include tasks such as synthesis, floorplanning, placement, routing, timing analysis, and verification to ensure the chip meets performance, area, and power requirements. ASIC Implementation Engineers work closely with design, verification, and manufacturing teams to deliver functional and efficient silicon chips.

What are some common challenges faced by ASIC Implementation Engineers during the physical design phase?

ASIC Implementation Engineers often encounter challenges such as meeting timing closure, managing power constraints, and optimizing area utilization during the physical design phase. Coordinating with front-end designers to resolve synthesis and logic issues is also a frequent task. Additionally, handling complex floorplanning, routing congestion, and ensuring manufacturability with DFM (Design for Manufacturability) checks can be demanding. Collaborating closely with verification and test engineers is essential to address these challenges effectively.

What is the difference between Asic Implementation Engineer vs FPGA Design Engineer?

AspectAsic Implementation EngineerFPGA Design Engineer
Required CredentialsBachelor's/Master's in Electrical Engineering or Computer Engineering, knowledge of ASIC design toolsBachelor's/Master's in Electrical Engineering or Computer Engineering, FPGA design experience
Work EnvironmentSemiconductor companies, chip design firms, hardware development labsEmbedded systems companies, FPGA vendors, hardware startups
Industry UsageUsed in ASIC chip development for consumer electronics, automotive, and telecomUsed in prototyping, testing, and custom hardware solutions
Common Search/ComparisonOften compared due to overlapping hardware design skills and industry applications

The Asic Implementation Engineer focuses on translating ASIC design into manufacturable chips, working with synthesis, placement, and routing. The FPGA Design Engineer specializes in designing and testing FPGA-based hardware solutions. While both roles require hardware description language skills and knowledge of digital design, they differ in their end products and development environments.

Infographic showing various Asic Implementation Engineer job openings in the United States as of May 2026, with employment types broken down into 98% Full Time, and 2% Contract. Highlights an 86% Physical, 9% Hybrid, and 5% Remote job distribution, with an average salary of $106,928 per year, or $51.4 per hour.
Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)

Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)

SpaceX

Austin, TX

Other

Posted 11 days ago

SpaceX rating

8.7

Company rating: 8.7 out of 10

Based on 143 frontline employees who took The Breakroom Quiz

12th of 59 rated aerospace companies

Job description

SR. SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING)

At SpaceX we're leveraging our experience in building rockets and spacecraft to deploy Starlink, the world's most advanced broadband internet system. Starlink is the world's largest satellite constellation and is providing fast, reliable internet to millions of users worldwide. We design, build, test, and operate all parts of the system - thousands of satellites, consumer receivers that allow users to connect within minutes of unboxing, and the software that brings it all together. We've only begun to scratch the surface of Starlink's potential global impact and are looking for best-in-class engineers to help maximize Starlink's utility for communities and businesses around the globe. 

We are seeking a motivated, proactive, and intellectually curious engineer who will work alongside world-class cross-disciplinary teams (systems, firmware, architecture, design, validation, product engineering, ASIC implementation). In this role, you will be developing cutting-edge next-generation silicon for deployment in space and ground infrastructures around the globe. These chips are enabling connectivity in places it has previously not been available, affordable or reliable. Your efforts will help deliver cutting-edge solutions that will expand the performance and capabilities of the Starlink network.   

RESPONSIBILITIES:

  • Perform partition synthesis and physical implementation steps (e.g. synthesis, floorplanning, power/ground grid generation, place and route, timing, noise, physical verification, electromigration, voltage drop, logic equivalency and other signoff checks)
  • Develop/improve physical design methodologies and automation scripts for various implementation steps
  • Closely collaborate with the ASIC design team to drive architectural feasibility studies, develop timing, power and area design targets, and explore RTL/design tradeoffs
  • Resolve design/timing/congestion and flow issues, identify potential solutions and drive execution
  • Run, debug, and fix signoff closure issues in static timing analysis (STA), noise, logic equivalency, physical verification, electromigration and voltage drop

BASIC QUALIFICATIONS:

  • Bachelor's degree in electrical engineering, computer engineering or computer science
  • 5+ years of ASIC and/or physical design flow development experience in industry

PREFERRED SKILLS AND EXPERIENCE:

  • Strong experience in ASIC/SOC RTL2GDSII physical design and signoff flows
  • Strong experience with industry standard EDA tools including understanding of their capabilities and underlying algorithms
  • Knowledge of deep sub-micron FinFET and CMOS solid state physics
  • Knowledge of CMOS digital design principles, basic standard cells their functionality, standard cell libraries
  • Understanding of CMOS power dissipation in deep submicron processes leakage/dynamic
  • Familiar with CMOS analog circuit and physical design
  • Knowledge of DFT/Scan/MBIST/LBIST and understanding of their impact on physical design flows
  • Good scripting skills (csh/bash, Perl, Python, TCL, Makefile etc.)
  • Self-driven individual with a can-do attitude, willing to learn, and an ability to work in a dynamic group environment

ADDITIONAL REQUIREMENTS:    

  • Ability to work extended hours and weekends as needed to meet critical project milestones   

What SpaceX employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom

Apply