Principal ASIC Test Development Engineer This role has been designed as 'Hybrid' with an expectation that you will work on average 2 days per week from an HPE office. Who We Are: Hewlett Packard ...
Principal ASIC Test Development Engineer This role has been designed as 'Hybrid' with an expectation that you will work on average 2 days per week from an HPE office. Who We Are: Hewlett Packard ...
Principal ASIC Test Development Engineer This role has been designed as 'Hybrid' with an expectation that you will work on average 2 days per week from an HPE office. Who We Are: Hewlett Packard ...
Principal ASIC Test Development Engineer This role has been designed as 'Hybrid' with an expectation that you will work on average 2 days per week from an HPE office. Who We Are: Hewlett Packard ...
Principal ASIC Test Development Engineer This role has been designed as 'Hybrid' with an expectation that you will work on average 2 days per week from an HPE office. Who We Are: Hewlett Packard ...
Principal ASIC Test Development Engineer This role has been designed as 'Hybrid' with an expectation that you will work on average 2 days per week from an HPE office. Who We Are: Hewlett Packard ...
Batch Processing System Architect
Spring, TX · Hybrid
$216K/yr
This is a hands-on, senior-level role combining system administration, automation engineering, and cross-functional collaboration to ensure the environment meets the high-performance needs of ASIC ...
Batch Processing System Architect
Spring, TX · Hybrid
$216K/yr
This is a hands-on, senior-level role combining system administration, automation engineering, and cross-functional collaboration to ensure the environment meets the high-performance needs of ASIC ...
Batch Processing System Architect
Spring, TX · On-site
$216K/yr
This is a hands-on, senior-level role combining system administration, automation engineering, and cross-functional collaboration to ensure the environment meets the high-performance needs of ASIC ...
Batch Processing System Architect
Spring, TX · On-site
$216K/yr
This is a hands-on, senior-level role combining system administration, automation engineering, and cross-functional collaboration to ensure the environment meets the high-performance needs of ASIC ...
Batch Processing System Architect
Spring, TX · On-site
$93 - $214/hr
... ASIC engineers developing cutting‑edge silicon chip technologies. The ideal candidate brings deep Linux and EDA tooling expertise, strong scripting abilities, and excellent communication skills to ...
Batch Processing System Architect
Spring, TX · On-site
$93 - $214/hr
... ASIC engineers developing cutting‑edge silicon chip technologies. The ideal candidate brings deep Linux and EDA tooling expertise, strong scripting abilities, and excellent communication skills to ...
Batch Processing System Architect
Spring, TX · Hybrid
$216K/yr
This is a hands-on, senior-level role combining system administration, automation engineering, and cross-functional collaboration to ensure the environment meets the high-performance needs of ASIC ...
Batch Processing System Architect
Spring, TX · Hybrid
$216K/yr
This is a hands-on, senior-level role combining system administration, automation engineering, and cross-functional collaboration to ensure the environment meets the high-performance needs of ASIC ...
Batch Processing System Architect
Spring, TX · Hybrid
$216K/yr
This is a hands-on, senior-level role combining system administration, automation engineering, and cross-functional collaboration to ensure the environment meets the high-performance needs of ASIC ...
Batch Processing System Architect
Spring, TX · Hybrid
$216K/yr
This is a hands-on, senior-level role combining system administration, automation engineering, and cross-functional collaboration to ensure the environment meets the high-performance needs of ASIC ...
Principal Electrical Engineer-FPGA Design- Onsite Tucson, AZ
$117K - $161K/yr
Medical
Dental
Vision
Life
Retirement
PTO
As a Principal FPGA Design Engineer you will develop FPGA designs for all major vendors and device ... FPGA/ASIC design (VHDL and/or Verilog coding) or FPGA/ASIC verification (SystemVerilog coding)
Principal Electrical Engineer-FPGA Design- Onsite Tucson, AZ
$117K - $161K/yr
Medical
Dental
Vision
Life
Retirement
PTO
As a Principal FPGA Design Engineer you will develop FPGA designs for all major vendors and device ... FPGA/ASIC design (VHDL and/or Verilog coding) or FPGA/ASIC verification (SystemVerilog coding)
Section Lead-Effector Digital Products
$129K/yr
Medical
Dental
Vision
Life
Retirement
PTO
The engineering responsibilities for this position could support Digital CCA and/or FPGA/ASIC technologies within the Effector Digital Products (responsibilities align to your field of expertise)
Section Lead-Effector Digital Products
$129K/yr
Medical
Dental
Vision
Life
Retirement
PTO
The engineering responsibilities for this position could support Digital CCA and/or FPGA/ASIC technologies within the Effector Digital Products (responsibilities align to your field of expertise)
Senior Principal Electrical Engineer-FPGA Design - Onsite Tucson, AZ
$99K - $133K/yr
Medical
Dental
Vision
Life
Retirement
PTO
As a Senior Principal FPGA Design Engineer you will develop FPGA designs for all major vendors and ... FPGA/ASIC design (VHDL and/or Verilog coding) or FPGA/ASIC verification (SystemVerilog coding)
Senior Principal Electrical Engineer-FPGA Design - Onsite Tucson, AZ
$99K - $133K/yr
Medical
Dental
Vision
Life
Retirement
PTO
As a Senior Principal FPGA Design Engineer you will develop FPGA designs for all major vendors and ... FPGA/ASIC design (VHDL and/or Verilog coding) or FPGA/ASIC verification (SystemVerilog coding)
Manufacturing Engineer - Assembly
Houston, TX · On-site
$80 - $110/hr
Medical
Dental
Vision
Retirement
PTO
Summary The Manufacturing Engineer - Assembly serves as a key driver of manufacturing excellence by ... Working knowledge of various industry codes and local regulations, ANSI, ASTM, AWS, NACE, API, ASIC ...
Manufacturing Engineer - Assembly
Houston, TX · On-site
$80 - $110/hr
Medical
Dental
Vision
Retirement
PTO
Summary The Manufacturing Engineer - Assembly serves as a key driver of manufacturing excellence by ... Working knowledge of various industry codes and local regulations, ANSI, ASTM, AWS, NACE, API, ASIC ...
Manufacturing Engineer - Assembly
Houston, TX · On-site
Medical
Dental
Vision
Retirement
PTO
Department: Manufacturing Engineering Referral Bonus: $500.00 USD Summary The Manufacturing ... Working knowledge of various industry codes and local regulations, ANSI, ASTM, AWS, NACE, API, ASIC ...
Manufacturing Engineer - Assembly
Houston, TX · On-site
Medical
Dental
Vision
Retirement
PTO
Department: Manufacturing Engineering Referral Bonus: $500.00 USD Summary The Manufacturing ... Working knowledge of various industry codes and local regulations, ANSI, ASTM, AWS, NACE, API, ASIC ...
Manufacturing Engineer - Assembly
Houston, TX · On-site
Medical
Dental
Vision
Retirement
PTO
Department: Manufacturing Engineering Referral Bonus: $500.00 USD Summary The Manufacturing ... Working knowledge of various industry codes and local regulations, ANSI, ASTM, AWS, NACE, API, ASIC ...
Manufacturing Engineer - Assembly
Houston, TX · On-site
Medical
Dental
Vision
Retirement
PTO
Department: Manufacturing Engineering Referral Bonus: $500.00 USD Summary The Manufacturing ... Working knowledge of various industry codes and local regulations, ANSI, ASTM, AWS, NACE, API, ASIC ...
Engineer I-Software
Houston, TX · On-site
$70 - $100/hr
You will work closely with hardware, ASIC, firmware, OS driver and test teams to help deliver ... Proficient with C programming language a plus. * Experience with Postman and Jenkins. * Experience ...
New
Engineer I-Software
Houston, TX · On-site
$70 - $100/hr
You will work closely with hardware, ASIC, firmware, OS driver and test teams to help deliver ... Proficient with C programming language a plus. * Experience with Postman and Jenkins. * Experience ...
New
Engineer I-Software
Houston, TX · On-site
You will work closely with hardware, ASIC, firmware, OS driver and test teams to help deliver ... Proficient with C programming language a plus. * Experience with Postman and Jenkins. * Experience ...
Engineer I-Software
Houston, TX · On-site
You will work closely with hardware, ASIC, firmware, OS driver and test teams to help deliver ... Proficient with C programming language a plus. * Experience with Postman and Jenkins. * Experience ...
You will work closely with hardware, ASIC, firmware, OS driver and test teams to help deliver ... Proficient with C programming language a plus. * Experience with Postman and Jenkins. * Experience ...
You will work closely with hardware, ASIC, firmware, OS driver and test teams to help deliver ... Proficient with C programming language a plus. * Experience with Postman and Jenkins. * Experience ...
Digital Product Configuration Management Engineer II
Medical
Dental
Vision
Life
Retirement
PTO
... ASIC) design, analytical tools used to formally qualify deliverable artifacts, Model Based Systems Engineering (MBSE) system models or related artifacts, Free Open Source Software (FOSS), and ...
Digital Product Configuration Management Engineer II
Medical
Dental
Vision
Life
Retirement
PTO
... ASIC) design, analytical tools used to formally qualify deliverable artifacts, Model Based Systems Engineering (MBSE) system models or related artifacts, Free Open Source Software (FOSS), and ...
Senior Engineer I-Software Development
$117K - $154K/yr
You will work closely with hardware, ASIC, firmware, OS driver and test teams to help deliver ... Bachelor's degree in Computer Engineering, Electrical Engineering, or Computer Science and a ...
Senior Engineer I-Software Development
$117K - $154K/yr
You will work closely with hardware, ASIC, firmware, OS driver and test teams to help deliver ... Bachelor's degree in Computer Engineering, Electrical Engineering, or Computer Science and a ...
Senior Engineer I-Software Development
Houston, TX · On-site
$90 - $120/hr
## Senior Engineer I-Software DevelopmentApplylocations: TX - Houston - Compaq Center Drtime type ... You will work closely with hardware, ASIC, firmware, OS driver and test teams to help deliver ...
Senior Engineer I-Software Development
Houston, TX · On-site
$90 - $120/hr
## Senior Engineer I-Software DevelopmentApplylocations: TX - Houston - Compaq Center Drtime type ... You will work closely with hardware, ASIC, firmware, OS driver and test teams to help deliver ...
Asic Engineer information
See Houston, TX salary details
$78.8K - $86.2K
4% of jobs
$86.2K - $93.5K
4% of jobs
$93.5K - $100.9K
0% of jobs
$100.9K - $108.3K
0% of jobs
$108.3K - $115.7K
0% of jobs
$115.7K - $123.1K
0% of jobs
$123.1K - $130.4K
4% of jobs
$130.4K - $137.8K
2% of jobs
$137.8K - $145.2K
0% of jobs
$145.2K - $152.6K
0% of jobs
$153.5K is the 25th percentile. Wages below this are outliers.
$152.6K - $160K
85% of jobs
$78.8K
$151.1K
$160K
How much do asic engineer jobs pay per year?
What is an ASIC engineer?
An ASIC Engineer works with the design and verification of an Application-Specific Integrated Circuit (ASIC). This type of integrated circuit is designed for a specified purpose, like digital voice recording or cryptocurrency mining. An ASIC engineer has experience and skills that they use to program the integrated circuit based on defined requirements. They are capable of designing and producing ASICs that have over 100 million logic gates.
What are some typical challenges faced by ASIC engineers during the design and verification process?
What are the key skills and qualifications needed to thrive as an ASIC engineer, and why are they important?
What is the difference between Asic Engineer vs FPGA Engineer?
| Aspect | Asic Engineer | FPGA Engineer |
|---|---|---|
| Credentials | Bachelor's or Master's in Electrical Engineering, VLSI Design, or related fields; certifications like IEEE or VLSI certifications | Bachelor's or Master's in Electrical Engineering, Digital Design, or related fields; similar certifications |
| Work Environment | Designing and developing custom integrated circuits in labs or design centers | Implementing and testing FPGA designs in labs or development environments |
| Industry Usage | Used in semiconductor companies, electronics manufacturers, and high-performance computing | Common in prototyping, testing, and flexible hardware solutions across industries |
While both roles involve digital design and hardware development, Asic Engineers focus on creating custom chips for mass production, whereas FPGA Engineers work on programmable hardware for testing and rapid prototyping. The skills and certifications overlap, but their work environments and end goals differ significantly.
Are ASIC engineers in demand?
How much does an ASIC engineer make?
What does an ASIC engineer do?
What are popular job titles related to Asic Engineer jobs in Houston, TX?
For Asic Engineer jobs in Houston, TX, the most frequently searched job titles are:
What job categories do people searching Asic Engineer jobs in Houston, TX look for?
The top searched job categories for Asic Engineer jobs in Houston, TX are:
What cities near Houston, TX are hiring for Asic Engineer jobs?
Cities near Houston, TX with the most Asic Engineer job openings:

Principal ASIC Test Development Engineer
Houston, TX • Hybrid
Full-time
Re-posted 12 days ago
Job description
Who We Are:
Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications wherever they live, from edge to cloud, so they can turn insights into outcomes at the speed required to thrive in today's complex world.Our culture thrives onfinding new and better ways to accelerate what's next.We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs.We make bold moves, together, and are a force for good. If you are looking to stretch and grow your career our culture will embrace you.Open up opportunities with HPE.
Job Description:
Individual contributor role responsible for testability solutions of ASICs, memory, and 2.5D SiPs for Juniper's product development and manufacturing. Includes both structured ATE-level test as well as system-level/mission-mode (functional) environments.
Roles
Responsible for developing test strategy and DFT (Design-for-Test) solutions for ASICs and 2.5D SiP (System-in-Package) that supports high test coverage requirements of components and systems.
This role concentrates on Pre-P0 development and works between HW Eng development teams and Supplier Development Teams
Works closely with design teams to enable the DFT features in ASICs, validate on ATE, integrate in diagnostics, and implement in manufacturing tests
Development of innovative DFT IP in collaboration with cross-functional teams inside and outside the company
Work closely with component engineers to resolve high DPPM ASIC issues at EMS partner sites
Engage in test standard working groups, such as IEEE 1149, 1687, P1838, JC-42 Solid State Memories
Trusted advisor on ASIC testability to Juniper teams including ASIC frontend, physical design, DFT, system software, diagnostics, hardware and manufacturing test teams. The influence occurs from the beginning (ASIC kick-off) to production release.
Key advocate recognizing and solving structural vs functional test coverage gaps, as well as weaving in new fault models for advanced semiconductor technology nodes
Demonstrated innovation via patents, published technical papers and conference presentations
Ownership of ASIC test requirements for ASIC MRDs, phase exit validation, advanced test mode development, fault coverage attainment, achievement of manufacturability objectives and continuous improvement
Voice of test authority with ASIC suppliers -- working closely with their product/test teams, quality, design engineering and technologists to correlate and eradicate ASIC failures in our systems with their wafer test, package test and BLCT-1. Able to independently solve NTF (No-Trouble-Found) supplier issues, via creating unique ATE-level tests to solve such issues, per strong knowledge of a chip's design.
Responsible for influencing supplier testing to implement Juniper-favorable manufacturability modes at their production test
Qualifications
Demonstrated Principal or Distinguished Engineer expertise
A minimum of 15+ years of experience in testability and DFT area for ASICs, memories, and 2.5D SiPs
Excellent knowledge of state-of-the-art DFT techniques in MBIST, IOBIST, LBIST, JTAG, scan/ATPG, and 1687
Strong working level experiences on ASIC DFT implementation, post-silicon validation, debug, and diagnostic integration
Exposure to various semiconductor test challenges and solutions for high-performance ASICs, TSV, HBM (High Bandwidth Memory) DRAM, 2.5D, and 3D ICs
Broad experiences with ASIC suppliers, IP/EDA vendors, 2.5D SiP ecosystems partners, and contract manufacturers
Excellent communication, collaboration and program management skill set. Able to independently influence others.
Education: BS, MS or PhD Electrical Engineering
What We Can Offer You:
Health & Wellbeing
We strive to provide our team members and their loved ones with a comprehensive suite of benefits that supports their physical, financial and emotional wellbeing.
Personal & Professional Development
We also invest in your career because the better you are, the better we all are. We have specific programs catered to helping you reach any career goals you have - whether you want to become a knowledge expert in your field or apply your skills to another division.
Unconditional Inclusion
We are unconditionally inclusive in the way we work and celebrate individual uniqueness. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good.
Let's Stay Connected:
Follow @HPECareers on Instagram to see the latest on people, culture and tech at HPE.
Job:
EngineeringJob Level:
TCP_05"The expected salary/wage range for this position is provided below. Actual offer may vary from this range based upon geographic location, work experience, education/training, and/or skill level.- United States of America: Annual Salary USD 153,500 - 291,500 in Massachusetts // 153,500 - 310,500 in California // 135,000 - 310,500 in Texas
The listed salary range reflects base salary. Variable incentives may also be offered."
Information about employee benefits offered in the US can be found at https://myhperewards.com/main/new-hire-enrollment.html
HPE is an Equal Employment Opportunity/ Veterans/Disabled/LGBT employer. We do not discriminate on the basis of race, gender, or any other protected category, and all decisions we make are made on the basis of qualifications, merit, and business need. Our goal is to be one global team that is representative of our customers, in an inclusive environment where we can continue to innovate and grow together. Please click here: Equal Employment Opportunity.
Hewlett Packard Enterprise is EEO Protected Veteran/ Individual with Disabilities.
HPE will comply with all applicable laws related to employer use of arrest and conviction records, including laws requiring employers to consider for employment qualified applicants with criminal histories.
No Fees Notice & Recruitment Fraud Disclaimer
It has come to HPE's attention that there has been an increase in recruitment fraud whereby scammer impersonate HPE or HPE-authorized recruiting agencies and offer fake employment opportunities to candidates. These scammers often seek to obtain personal information or money from candidates.
Please note that Hewlett Packard Enterprise (HPE), its direct and indirect subsidiaries and affiliated companies, and its authorized recruitment agencies/vendorswill never charge any candidate a registration fee, hiring fee, or any other fee in connection with its recruitment and hiring process.The credentials of any hiring agency that claims to be working with HPE for recruitment of talent should be verified by candidates and candidates shall be solely responsible to conduct such verification. Any candidate/individual who relies on the erroneous representations made by fraudulent employment agencies does so at their own risk, and HPE disclaims liability for any damages or claims that may result from any such communication.