1

Ai Based Chip Design Intern Jobs (NOW HIRING)

... Intern to support the creative team across social media, brand design, events, web, and content ... Reporting to the Head of Creative, this person will use AI tools and other software to execute a ...

3D Design Intern

Minneapolis, MN · On-site

$20 - $24/hr

Stay curious about emerging creative tools, AI-assisted workflows, digital culture, and evolving ... This role is primarily based in a collaborative studio and office environment. Reasonable ...

Salary: $15/hour Creative Design Intern About Us: RSM is a 29-year-old hidden gem in Charlotte, NC ... At our core, we are a strategic retail, consumer promotions and shopper marketing agency based out ...

Creative Design Intern About Us: RSM is a 29-year-old hidden gem in Charlotte, NC ... At our core, we are a strategic retail, consumer promotions and shopper marketing agency based out ...

Research life safety, building codes, and regulatory requirements based on existing documentation ... Demonstrates relentless curiosity, proactively honing AI, technical and professional abilities for ...

New

Senior VLSI CAD Software Engineer

Westford, MA · On-site

$127K - $167K/yr

... chip design and visualization tools, with possible tasks ranging from modeling to algorithms • ... AI-based code assistant tools Preferred : • Experience designing and writing code for large-scale ...

... by AI. We're creating truly global solutions that empower businesses to thrive in the digital ... Pathway to a full-time role based on performance and team fit. * H1B visa sponsorship available for ...

We're looking for a Graphic Design Intern to support our creative team in the production of digital ... Interest in motion design or AI tools for content generation (e.g. Midjourney, Sora, Nano Banana ...

Research life safety, building codes, and regulatory requirements based on existing documentation ... Demonstrates relentless curiosity, proactively honing AI, technical and professional abilities for ...

New

Stay curious about emerging creative tools, AI-assisted workflows, digital culture, and evolving ... This role is primarily based in a collaborative studio and office environment. Reasonable ...

next page

Showing results 1-20

Ai Based Chip Design Intern information

See salary details

$9

$19

$36

How much do ai based chip design intern jobs pay per hour?

As of Jul 14, 2026, the average hourly pay for ai based chip design intern in the United States is $19.38, according to ZipRecruiter salary data. Most workers in this role earn between $14.42 and $21.63 per hour, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive as an AI Based Chip Design Intern, and why are they important?

To thrive as an AI Based Chip Design Intern, you need a solid understanding of digital circuit design, computer architecture, and a background in electrical engineering or computer science. Familiarity with hardware description languages (such as Verilog or VHDL), AI frameworks (like TensorFlow or PyTorch), and electronic design automation (EDA) tools is typically required. Strong analytical thinking, problem-solving abilities, and effective communication skills help interns collaborate and innovate within multidisciplinary teams. These skills and qualities are crucial for successfully contributing to the development of advanced, efficient AI hardware solutions.

What are AI Based Chip Design Interns?

AI Based Chip Design Interns are students or early-career professionals who assist in the development of semiconductor chips that utilize artificial intelligence technologies. They typically work under the guidance of engineers to help design, test, and optimize chips for AI applications such as machine learning, deep learning, or neural networks. Their responsibilities can include running simulations, analyzing data, and supporting the hardware-software integration process. This internship provides hands-on experience in chip design, exposure to current industry tools, and insights into the rapidly evolving AI hardware field.

What types of projects and daily tasks can an AI-Based Chip Design Intern expect to work on?

As an AI-Based Chip Design Intern, you can expect to work on projects that involve modeling, simulating, and optimizing integrated circuits using AI-driven methodologies. Typical daily tasks may include assisting in developing and testing machine learning algorithms for hardware design automation, analyzing data from chip simulations, and collaborating closely with senior engineers to improve chip performance or power efficiency. You’ll likely get hands-on experience with industry-standard tools such as Python, TensorFlow, and EDA software, while participating in team meetings to discuss design challenges and solutions.
More about Ai Based Chip Design Intern jobs
What cities are hiring for Ai Based Chip Design Intern jobs? Cities with the most Ai Based Chip Design Intern job openings:
What states have the most Ai Based Chip Design Intern jobs? States with the most job openings for Ai Based Chip Design Intern jobs include:
Infographic showing various Ai Based Chip Design Intern job openings in the United States as of July 2026, with employment types broken down into 75% Full Time, 22% Part Time, and 3% Contract. Highlights an 66% Physical, 3% Hybrid, and 31% Remote job distribution, with an average salary of $40,304 per year, or $19.4 per hour.

Member of Technical Staff - Applied AI

Architect Labs

Palo Alto, CA • On-site

Full-time

Re-posted 15 days ago


Job description

Job Summary:
Architect Labs is a frontier AI lab specializing in chip design, focused on building AI models and tools for custom ASICs at scale. As a Member of the Technical Staff in Applied AI, you'll design AI agents for chip-design tasks, manage workflows, and collaborate with teams to integrate hardware expertise into AI processes.
Responsibilities:
• Design and build AI agents that tackle core chip-design tasks, grounding model behavior in how real hardware engineers actually work.
• Own end-to-end agent workflows: scaffolding, tool use, evaluation harnesses, and the domain-specific infrastructure that makes agents useful on actual design problems.
• Serve as the hardware conscience of the model — curating high-quality data, defining evaluation criteria, and encoding the engineering judgment that separates plausible outputs from correct ones.
• Partner closely with the ML research, post-training, and infra teams to turn hardware domain expertise into reward signals, benchmarks, and training signal.
• Move fast in a 0→1 environment: prototype, dogfood, break things, iterate. Translate ambiguous chip-design challenges into concrete agent capabilities that ship.
Qualifications:
Required:
• Degree: MS or PhD in Electrical Engineering, Computer Engineering, EECS, or a closely related field.
• Hardware Background: Strong industry or research experience as an RTL design or Design Verification engineer, with a solid understanding of the modern chip design flow end to end.
• Software Engineering: Excellent software engineering fundamentals — comfortable writing clean, production-grade Python or typescript, building tooling, and working in modern engineering environments. This is a non-negotiable bar.
• Builder Mindset: Demonstrated ability to own ambiguous problems end to end, prototype quickly, and productionize what works. Pragmatic, not precious.
• Curiosity for AI: Genuine excitement about applying frontier AI to hardware. No prior applied-AI or ML research background is required — we'll meet you where you are.
Preferred:
• Prior experience on AI-for-chip-design or AI4EDA efforts at Google, NVIDIA, or at chip / EDA companies.
• Experience building, using, or evaluating LLM-based tooling for engineering workflows.
• Publications or open-source contributions at the intersection of ML and EDA (DAC, ICCAD, DVCon, MLCAD, NeurIPS, ICLR, ICML).
• Experience as an early engineer at a deeptech or AI startup.
Company:
Founded in 2025, the company is headquartered in Palo Alto, USA, with a team of 11-50 employees. The company is currently Early Stage.