PHY Design Verification Engineer
San Francisco, CA · On-site
$160K - $195K/yr
... the wireless communication SoC. You will interact with DV methodologists, designers, and communication systems engineers to develop reusable test bench and verification environment deploying the ...
