ATE Test Engineering Architect
$178K - $331K/yr
Lead ATE test development for wafer sort (CP) and final test (FT) * Drive firstsilicon bringup, debug, and characterization * Define test coverage, binning, guardbanding, and production release ...
$178K - $331K/yr
Lead ATE test development for wafer sort (CP) and final test (FT) * Drive firstsilicon bringup, debug, and characterization * Define test coverage, binning, guardbanding, and production release ...
$178K - $331K/yr
Lead ATE test development for wafer sort (CP) and final test (FT) * Drive firstsilicon bringup, debug, and characterization * Define test coverage, binning, guardbanding, and production release ...
Analyze wafer sort and final test data to identify yield trends and issues * Support test program debug, correlation (bench vs ATE), and optimization * Partner with test floor teams to troubleshoot ...
Analyze wafer sort and final test data to identify yield trends and issues * Support test program debug, correlation (bench vs ATE), and optimization * Partner with test floor teams to troubleshoot ...
Production wafer sort and unit testing * Volume Data Analysis and Modeling along with defining Yield Management tools * Test development for new product Reliability Testing ATE knowledge and ...
Production wafer sort and unit testing * Volume Data Analysis and Modeling along with defining Yield Management tools * Test development for new product Reliability Testing ATE knowledge and ...
Analyze wafer sort and final test data to identify yield trends and issues * Support test program debug, correlation (bench vs ATE), and optimization * Partner with test floor teams to troubleshoot ...
Analyze wafer sort and final test data to identify yield trends and issues * Support test program debug, correlation (bench vs ATE), and optimization * Partner with test floor teams to troubleshoot ...
Roseville, CA · On-site
$24 - $35/hr
... and/or Wafer Sort equipment. * Troubleshoot and repair assigned equipment to component level using standard test equipment and hand tools. * Perform machine set-ups and running adjustment.
Roseville, CA · On-site
$24 - $35/hr
... and/or Wafer Sort equipment. * Troubleshoot and repair assigned equipment to component level using standard test equipment and hand tools. * Perform machine set-ups and running adjustment.
Roseville, CA · On-site
$24 - $35/hr
... and/or Wafer Sort equipment. * Troubleshoot and repair assigned equipment to component level using standard test equipment and hand tools. * Perform machine set-ups and running adjustment.
Roseville, CA · On-site
$24 - $35/hr
... and/or Wafer Sort equipment. * Troubleshoot and repair assigned equipment to component level using standard test equipment and hand tools. * Perform machine set-ups and running adjustment.
$24 - $35/hr
... and/or Wafer Sort equipment. * Troubleshoot and repair assigned equipment to component level using standard test equipment and hand tools. * Perform machine set-ups and running adjustment.
$24 - $35/hr
... and/or Wafer Sort equipment. * Troubleshoot and repair assigned equipment to component level using standard test equipment and hand tools. * Perform machine set-ups and running adjustment.
Analyze wafer sort and final test data to identify yield trends and issues * Support test program debug, correlation (bench vs ATE), and optimization * Partner with test floor teams to troubleshoot ...
Quick apply
Analyze wafer sort and final test data to identify yield trends and issues * Support test program debug, correlation (bench vs ATE), and optimization * Partner with test floor teams to troubleshoot ...
Collaborate with design, process, and packaging teams to debug failures, qualify new test hardware, and integrate testing into the full product lifecycle from wafer sort to final package validation
Collaborate with design, process, and packaging teams to debug failures, qualify new test hardware, and integrate testing into the full product lifecycle from wafer sort to final package validation
San Jose, CA · On-site
$178K - $331K/yr
Lead ATE test development for wafer sort (CP) and final test (FT) * Drive first-silicon bring-up, debug, and characterization * Define test coverage, binning, guard-banding, and production release ...
San Jose, CA · On-site
$178K - $331K/yr
Lead ATE test development for wafer sort (CP) and final test (FT) * Drive first-silicon bring-up, debug, and characterization * Define test coverage, binning, guard-banding, and production release ...
San Jose, CA · On-site
$178K - $331K/yr
Lead ATE test development for wafer sort (CP) and final test (FT) * Drive first-silicon bring-up, debug, and characterization * Define test coverage, binning, guard-banding, and production release ...
San Jose, CA · On-site
$178K - $331K/yr
Lead ATE test development for wafer sort (CP) and final test (FT) * Drive first-silicon bring-up, debug, and characterization * Define test coverage, binning, guard-banding, and production release ...
Santa Clara, CA · On-site
$138K - $190K/yr
Job Summary The MEMS Test Production Engineer is responsible for ensuring smooth, efficient, and ... Experience with wafer sort is a plus. Desired Characteristics & Attributes: * A positive attitude ...
Quick apply
Santa Clara, CA · On-site
$138K - $190K/yr
Job Summary The MEMS Test Production Engineer is responsible for ensuring smooth, efficient, and ... Experience with wafer sort is a plus. Desired Characteristics & Attributes: * A positive attitude ...
Hillsboro, OR · On-site
Oscilloscope, Pattern Generators, Data Timing Generator, Multimeters, etc) Experience with WAT/etest, wafer sort, package assembly, final test (i.e. full backend IC process) Experience in ...
Hillsboro, OR · On-site
Oscilloscope, Pattern Generators, Data Timing Generator, Multimeters, etc) Experience with WAT/etest, wafer sort, package assembly, final test (i.e. full backend IC process) Experience in ...
Chandler, AZ · On-site
Additionally, the group works with the Process and Device teams to develop a yield pareto correlating wafer sort and final test failure mechanisms to bit properties thus defining a path to yield ...
Quick apply
Chandler, AZ · On-site
Additionally, the group works with the Process and Device teams to develop a yield pareto correlating wafer sort and final test failure mechanisms to bit properties thus defining a path to yield ...
$133K - $185K/yr
Production Test Development * Develop and optimize ATE test programs for RF and high-speed I/O parametric testing * Define test coverage strategies that balance quality, cost, and throughput for ...
$133K - $185K/yr
Production Test Development * Develop and optimize ATE test programs for RF and high-speed I/O parametric testing * Define test coverage strategies that balance quality, cost, and throughput for ...
Collaborate with design, process, and packaging teams to debug failures, qualify new test hardware, and integrate testing into the full product lifecycle from wafer sort to final package validation
Collaborate with design, process, and packaging teams to debug failures, qualify new test hardware, and integrate testing into the full product lifecycle from wafer sort to final package validation
Austin, TX · On-site
$128K/yr
Ensuring the delivery of test coverage, test flow, characterization, and implementation from wafer sort through pack out to meet business requirements. * Develop and maintain test plans and ...
Austin, TX · On-site
$128K/yr
Ensuring the delivery of test coverage, test flow, characterization, and implementation from wafer sort through pack out to meet business requirements. * Develop and maintain test plans and ...
Design, develop, and implement test software and hardware for EoPM products, with a primary focus on wafer sort development. * Establish comprehensive test coverage to eliminate test escapes and ...
Design, develop, and implement test software and hardware for EoPM products, with a primary focus on wafer sort development. * Establish comprehensive test coverage to eliminate test escapes and ...
San Jose, CA · On-site
$2K/mo
Experience managing wafer sort and final test across multiple advanced process nodes * GPU, HPC, or AI accelerator chip testing background with production scale results * HBM or high-speed memory ...
San Jose, CA · On-site
$2K/mo
Experience managing wafer sort and final test across multiple advanced process nodes * GPU, HPC, or AI accelerator chip testing background with production scale results * HBM or high-speed memory ...
Austin, TX · Hybrid
$113K - $141K/yr
Ensuring the delivery of test coverage, test flow, characterization, and implementation from wafer sort through pack out to meet business requirements. * Develop and maintain test plans and ...
Austin, TX · Hybrid
$113K - $141K/yr
Ensuring the delivery of test coverage, test flow, characterization, and implementation from wafer sort through pack out to meet business requirements. * Develop and maintain test plans and ...
$13.46 - $14.62
15% of jobs
$14.62 - $15.78
9% of jobs
$16.65 is the 25th percentile. Wages below this are outliers.
$15.78 - $16.94
2% of jobs
$16.94 - $18.09
5% of jobs
The median wage is $19.19 / hr.
$18.09 - $19.25
20% of jobs
$19.25 - $20.41
22% of jobs
$20.53 is the 75th percentile. Wages above this are outliers.
$20.41 - $21.57
16% of jobs
$21.57 - $22.73
4% of jobs
$22.73 - $23.89
3% of jobs
$23.89 - $25.04
2% of jobs
$25.04 - $26.20
1% of jobs
$13
$19
$26
| Aspect | Wafer Sort Test | Device Test Engineer |
|---|---|---|
| Credentials | Technical certifications, associate degrees in electronics or semiconductor technology | Engineering degree, often in electrical or electronics engineering |
| Work Environment | Cleanroom environments focused on wafer testing | Laboratories or production floors testing finished devices |
| Industry Usage | Primarily in semiconductor manufacturing plants | In semiconductor companies, testing finished or packaged devices |
| Common Search/Comparison | Often compared for roles in semiconductor testing processes | Related but focuses on device-level testing after wafer testing |
Wafer Sort Test involves testing semiconductor wafers during manufacturing to identify functional chips before dicing. Device Test Engineers focus on testing individual semiconductor devices after packaging. Both roles require technical skills and work in semiconductor environments, but they differ in testing stage and scope.

$178K - $331K/yr
Full-time
Medical, Dental, Vision, Retirement, PTO
Posted 7 days ago
We are seeking a ATE Test Engineering Architect to lead development and deployment of production test solutions for our large complex SoCs deployed in our Emulation Products. This role owns ATE test strategy and execution from first silicon bringup through qualification and highvolume manufacturing, working closely with design, DFT, and global manufacturing partners.
This is a handson technical leadership role for engineers passionate about silicon quality, yield, and scalable test solutions.
Job Responsibilities:
Job Qualifications:
The annual salary range for California is $178,500 to $331,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
We're doing work that matters. Help us solve what others can't.Sourced by ZipRecruiter
Software development
5,001 - 10,000 Employees
San Jose, CA, US
1988