Graphics Design Verification Engineer
Austin, TX · On-site
$134K - $164K/yr
Port legacy test bench components in System Verilog and Universal Verification Methodology (UVM ... Work closely with design & micro-architecture teams to understand the functional goals of the ...
