Knowledge of the chip design process for design and verification. * Ability to present and explain ... US: $163000 - $237000 (USD) 15% bonus target equity benefits Learn more about benefits at Google
Knowledge of the chip design process for design and verification. * Ability to present and explain ... US: $163000 - $237000 (USD) 15% bonus target equity benefits Learn more about benefits at Google
... target architecture, test with target electronics). Writes software scripts and tools to support ... Must have strong understanding of embedded hardware devices, chip-to-chip interfaces, and ...
... target architecture, test with target electronics). Writes software scripts and tools to support ... Must have strong understanding of embedded hardware devices, chip-to-chip interfaces, and ...
Knowledge of the chip design process and methodology for RTL quality. * Ability to present and ... US: $163000 - $237000 (USD) 15% bonus target equity benefits Learn more about benefits at Google
Knowledge of the chip design process and methodology for RTL quality. * Ability to present and ... US: $163000 - $237000 (USD) 15% bonus target equity benefits Learn more about benefits at Google
Silicon System and Software Integration Engineer, TPU Cloud
Sunnyvale, CA · On-site
$122K - $164K/yr
... target equity benefits Learn more about benefits at Google . Responsibilities * Review chip ... race, creed, color, religion, gender, sexual orientation, gender identity/expression, national ...
Silicon System and Software Integration Engineer, TPU Cloud
Sunnyvale, CA · On-site
$122K - $164K/yr
... target equity benefits Learn more about benefits at Google . Responsibilities * Review chip ... race, creed, color, religion, gender, sexual orientation, gender identity/expression, national ...
Generate and verify timing constraints while addressing timing violations at the chip or block ... All qualified applicants will receive consideration for employment without regard to race, color ...
Generate and verify timing constraints while addressing timing violations at the chip or block ... All qualified applicants will receive consideration for employment without regard to race, color ...
EDA Tools Hardware Engineer
Hillsboro, OR · On-site
$141K - $269K/yr
Chip-level placement and routing coordination * Power grid planning and analysis * Clock tree ... All qualified applicants will receive consideration for employment without regard to race, color ...
EDA Tools Hardware Engineer
Hillsboro, OR · On-site
$141K - $269K/yr
Chip-level placement and routing coordination * Power grid planning and analysis * Clock tree ... All qualified applicants will receive consideration for employment without regard to race, color ...
SOC Physical Design Static Timing Analysis Engineer
Phoenix, AZ · On-site
$164K - $311K/yr
Generate and verify timing constraints while addressing timing violations at the chip or block ... All qualified applicants will receive consideration for employment without regard to race, color ...
SOC Physical Design Static Timing Analysis Engineer
Phoenix, AZ · On-site
$164K - $311K/yr
Generate and verify timing constraints while addressing timing violations at the chip or block ... All qualified applicants will receive consideration for employment without regard to race, color ...
EDA Tools Hardware Engineer
Santa Clara, CA · On-site
$141K - $269K/yr
Chip-level placement and routing coordination * Power grid planning and analysis * Clock tree ... All qualified applicants will receive consideration for employment without regard to race, color ...
EDA Tools Hardware Engineer
Santa Clara, CA · On-site
$141K - $269K/yr
Chip-level placement and routing coordination * Power grid planning and analysis * Clock tree ... All qualified applicants will receive consideration for employment without regard to race, color ...
EDA Tools Hardware Engineer
$141K - $269K/yr
Chip-level placement and routing coordination * Power grid planning and analysis * Clock tree ... All qualified applicants will receive consideration for employment without regard to race, color ...
EDA Tools Hardware Engineer
$141K - $269K/yr
Chip-level placement and routing coordination * Power grid planning and analysis * Clock tree ... All qualified applicants will receive consideration for employment without regard to race, color ...
SOC Physical Design Static Timing Analysis Engineer
$164K - $311K/yr
Generate and verify timing constraints while addressing timing violations at the chip or block ... All qualified applicants will receive consideration for employment without regard to race, color ...
SOC Physical Design Static Timing Analysis Engineer
$164K - $311K/yr
Generate and verify timing constraints while addressing timing violations at the chip or block ... All qualified applicants will receive consideration for employment without regard to race, color ...
EDA Tools Hardware Engineer
Santa Clara, CA · On-site
$141K - $269K/yr
Chip-level placement and routing coordination * Power grid planning and analysis * Clock tree ... All qualified applicants will receive consideration for employment without regard to race, color ...
EDA Tools Hardware Engineer
Santa Clara, CA · On-site
$141K - $269K/yr
Chip-level placement and routing coordination * Power grid planning and analysis * Clock tree ... All qualified applicants will receive consideration for employment without regard to race, color ...
EDA Tools Hardware Engineer
$141K - $269K/yr
Chip-level placement and routing coordination * Power grid planning and analysis * Clock tree ... All qualified applicants will receive consideration for employment without regard to race, color ...
EDA Tools Hardware Engineer
$141K - $269K/yr
Chip-level placement and routing coordination * Power grid planning and analysis * Clock tree ... All qualified applicants will receive consideration for employment without regard to race, color ...
Onsite Semiconductor Equipment Technician (1st Shift)
$19.50 - $26.50/hr
We indirectly touch every semiconductor chip that goes into every smartphone, smart car, and device ... Equipment install + PM combination experience ✅ (ideal target) * Vacuum systems / pumps * Field ...
Quick apply
Onsite Semiconductor Equipment Technician (1st Shift)
$19.50 - $26.50/hr
We indirectly touch every semiconductor chip that goes into every smartphone, smart car, and device ... Equipment install + PM combination experience ✅ (ideal target) * Vacuum systems / pumps * Field ...
Onsite Semiconductor Equipment Technician (1st Shift)
$19.50 - $26.50/hr
We indirectly touch every semiconductor chip that goes into every smartphone, smart car, and device ... Equipment install + PM combination experience (ideal target) * Vacuum systems / pumps * Field ...
Onsite Semiconductor Equipment Technician (1st Shift)
$19.50 - $26.50/hr
We indirectly touch every semiconductor chip that goes into every smartphone, smart car, and device ... Equipment install + PM combination experience (ideal target) * Vacuum systems / pumps * Field ...
Principal DFT Engineer
Irvine, CA · On-site
$155K - $193K/yr
Lead DFT and implementation of DFT techniques on System on Chip (SOC) * Define DFT architecture ... on race, sex, religion, national origin, sexual orientation, gender identity, disability, or ...
Principal DFT Engineer
Irvine, CA · On-site
$155K - $193K/yr
Lead DFT and implementation of DFT techniques on System on Chip (SOC) * Define DFT architecture ... on race, sex, religion, national origin, sexual orientation, gender identity, disability, or ...
Technical Director of Mixed Signal
Irvine, CA · On-site
$159K - $247K/yr
A single-chip solution for 5G Open RAN radio units * Wi-Fi 7 Solutions: The world's first Wi-Fi ... on race, sex, religion, national origin, sexual orientation, gender identity, disability, or ...
Technical Director of Mixed Signal
Irvine, CA · On-site
$159K - $247K/yr
A single-chip solution for 5G Open RAN radio units * Wi-Fi 7 Solutions: The world's first Wi-Fi ... on race, sex, religion, national origin, sexual orientation, gender identity, disability, or ...
RF/MS IC Design Engineer, Optical Networking & SERDES
San Jose, CA · On-site
$112K - $242K/yr
A single-chip solution for 5G Open RAN radio units * Wi-Fi 7 Solutions: The world's first Wi-Fi ... on race, sex, religion, national origin, sexual orientation, gender identity, disability, or ...
RF/MS IC Design Engineer, Optical Networking & SERDES
San Jose, CA · On-site
$112K - $242K/yr
A single-chip solution for 5G Open RAN radio units * Wi-Fi 7 Solutions: The world's first Wi-Fi ... on race, sex, religion, national origin, sexual orientation, gender identity, disability, or ...
Technical Director of Mixed Signal
San Jose, CA · On-site
$159K - $247K/yr
A single-chip solution for 5G Open RAN radio units * Wi-Fi 7 Solutions: The world's first Wi-Fi ... on race, sex, religion, national origin, sexual orientation, gender identity, disability, or ...
Technical Director of Mixed Signal
San Jose, CA · On-site
$159K - $247K/yr
A single-chip solution for 5G Open RAN radio units * Wi-Fi 7 Solutions: The world's first Wi-Fi ... on race, sex, religion, national origin, sexual orientation, gender identity, disability, or ...
RF/MS IC Design Engineer, Optical Networking & SERDES
San Jose, CA · On-site
$112K - $242K/yr
A single-chip solution for 5G Open RAN radio units * Wi-Fi 7 Solutions: The world's first Wi-Fi ... on race, sex, religion, national origin, sexual orientation, gender identity, disability, or ...
RF/MS IC Design Engineer, Optical Networking & SERDES
San Jose, CA · On-site
$112K - $242K/yr
A single-chip solution for 5G Open RAN radio units * Wi-Fi 7 Solutions: The world's first Wi-Fi ... on race, sex, religion, national origin, sexual orientation, gender identity, disability, or ...
Principal DFT Engineer
Carlsbad, CA · On-site
$155K - $193K/yr
Lead DFT and implementation of DFT techniques on System on Chip (SOC) * Define DFT architecture ... on race, sex, religion, national origin, sexual orientation, gender identity, disability, or ...
Principal DFT Engineer
Carlsbad, CA · On-site
$155K - $193K/yr
Lead DFT and implementation of DFT techniques on System on Chip (SOC) * Define DFT architecture ... on race, sex, religion, national origin, sexual orientation, gender identity, disability, or ...
Target Chip Ganassi Racing information
Full-time
Re-posted 3 days ago
Google rating
8.8
Based on 100 frontline employees who took The Breakroom Quiz
40th of 209 rated software companies
Job description
- Bachelor's degree in Electrical Engineering, Computer Science Engineering, or equivalent practical experience.
- 5 years of experience working with Computer-aided design (CAD).
- Experience with SystemVerilog, Hardware Design, Automation, Design Verification Test.
Preferred qualifications:
- Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science or a related field.
- Experience planning and deploying new tools and flows to users.
- Knowledge of the chip design process for design and verification.
- Ability to present and explain novel methods to users.
About the job
In this role, you'll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You'll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.
As a Senior Engineer within Google's silicon team, you will help deliver products that have a substantive impact on the Technical Infrastructure that powers Google. You will provide leadership to a group of hardware engineers in a fluid environment with a focus on infrastructure for chip design. You will also lead the technical projects from the concept/planning stage through execution and closure. In this role, you will help your team deliver designs that work for the first time in a number of different application areas. Leveraging your technical and leadership expertise, you will lead the chip design process improvement projects in multiple areas of expertise.
The AI and Infrastructure team is redefining what's possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.
We're the driving force behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.
Individual pay is determined by factors including job-related skills, experience, and relevant education or training.
US: $163000 - $237000 (USD) 15% bonus target equity benefits
Learn more about benefits at Google .
Responsibilities
- Lead CAD methodology engineers to provide support for chip Design Verification (DV) teams, and manage and mitigate support issues for tool flows.
- Partner with chip project teams to influence and standardize methodology across functional areas and geography.
- Perform or guide technical evaluations of tools for possible deployment.
- Collaborate with teams across Google to identify and create strategic opportunities for improved chip design across Google.
- Participate in design reviews and track issue resolution and engage in technical and schedule trade-off discussions.
Information collected and processed as part of your Google Careers profile, and any job applications you choose to submit is subject to Google's Applicant and Candidate Privacy Policy .
Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy , Know your rights: workplace discrimination is illegal , Belonging at Google , and How we hire .
If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form .
Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.
To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.
Equity is granted exclusively and discretionarily by Alphabet Inc. on the basis of an agreement concluded between you and Alphabet Inc. Alphabet Inc. is your sole contractual partner with respect to equity grants. GSU grants are not guaranteed, are discretionary, are subject to approval by the Alphabet Inc. board of directors or its delegate, the terms of the relevant Alphabet Inc. stock plan, and your grant agreement. They have no impact on statutory payments. Current or past grants do not confer an acquired right.
About Google
Sourced by ZipRecruiter
Industry
Software development and technology, communication and media
Company size
10,000+ Employees
Headquarters location
Mountain View, CA, US