ZipRecruiter

Log In

1

System Validation Debug Engineer Jobs (NOW HIRING)

Graphcore

Principal System Debug Engineer

Austin, TX · On-site

Lead System Debug Engineer - Server & Rack Validation (Principal Level and Above)Position Overview We are seeking a senior technical leader (Principal Engineer level and above) to lead the bring-up ...

Super Micro Computer

System Debug Engineer

San Jose, CA · On-site

$90K - $125K/yr

Supermicro islooking for a System Debug Engineer to support customer and other internal departments for solving server system issues. In this role, you will work with other departments to provide ...

Advanced Micro Devices

In this high visibility position, your silicon and system engineering expertise will be necessary ... Providing validation and debug recommendations to customers for validation, new features and debug ...

Supermicro

System Debug Engineer

San Jose, CA · On-site

$90K - $125K/yr

Supermicro is looking for a System Debug Engineer to support customer and other internal departments for solving server system issues. In this role, you will work with other departments to provide ...

Qualcomm

SoC Debug Engineer

San Diego, CA · On-site

$140K - $210K/yr

The validation team works closely with architects, designers, verification engineers, software ... a system. * Create debug strategies and plans for partners to more rapidly triage failures to ...

Socket.dev

Lead Systems Debug Engineer

Bellevue, WA · On-site

In this high visibility position, your silicon and system engineering expertise will be necessary ... Providing validation and debug recommendations to customers for validation, new features and debug ...

Qualcomm

SoC Debug Engineer

San Diego, CA · On-site

$140K - $210K/yr

The validation team works closely with architects, designers, verification engineers, software ... system * Creating debug strategies and plans for partners to more rapidly triage failures to ...

next page

Showing results 1-20

All JobsTechnology JobsSoftware JobsSoftware Quality Engineer JobsSystem Validation Debug Engineer Jobs

System Validation Debug Engineer information

See salary details

$29

$51

$75

How much do system validation debug engineer jobs pay per hour?

As of Sep 10, 2026, the average hourly pay for system validation debug engineer in the United States is $51.80, according to ZipRecruiter salary data. Most workers in this role earn between $38.94 and $64.42 per hour, depending on experience, location, and employer.

What cities are hiring for System Validation Debug Engineer jobs?

Cities with the most System Validation Debug Engineer job openings:

What states have the most System Validation Debug Engineer jobs?

States with the most job openings for System Validation Debug Engineer jobs include:

What are popular job titles related to System Validation Debug Engineer jobs?

For System Validation Debug Engineer jobs, the most frequently searched job titles are:

PCIe Silicon Validation & Debug Engineer (x2)

Sunnyvale, CA • On-site

Judge Group, Inc.
Recruiting and Staffing Services • 5 - 10K employees
Learn more about Judge Group, Inc.external

$60 - $65/hr

Other

Medical, Dental, Vision

Posted 9 days ago

Key responsibilities

  • Develop and execute test plans for PCIe IP blocks and SoC-level integration in both pre-silicon and post-silicon environments.

  • Debug PCIe link training, protocol, and silicon-level issues using protocol analyzers, oscilloscopes, and logic analyzers.

  • Collaborate with design, platform, firmware, and BIOS teams to validate PCIe functionality, performance, and compliance.

Job description

Location: Sunnyvale, CA Salary: $60.00 USD Hourly - $65.00 USD Hourly Description: Our client is currently seeking a PCIe Silicon Validation & Debug Engineer (x2)
OVERVIEW
  • Looking for engineers with hands-on PCIe validation, debug, and silicon bring-up experience, ideally supporting PCIe Gen4, Gen5, or Gen6 environments.
  • Must have experience in pre-silicon and/or post-silicon validation, including link training, protocol analysis, root cause investigation, and hardware debugging.
  • Strong understanding of PCIe architecture, LTSSM, transaction layers, data link layers, equalization, power management, and compliance testing.
  • Candidates should be comfortable working in both lab environments and silicon validation environments, utilizing protocol analyzers, oscilloscopes, logic analyzers, FPGA platforms, or emulation systems.
  • Experience with SystemVerilog/UVM, test development, automation, and scripting (Python preferred) is highly desirable.
  • Strong target backgrounds include AMD, Nvidia, Intel, Broadcom, Marvell, Astera Labs, Cisco Silicon One, Qualcomm, Google, Meta, and other semiconductor or high-performance compute organizations.
  • This is a true silicon validation and debug role, not a software QA, test automation, or generic verification position.
  • Candidates with a blend of PCIe validation, ASIC/SoC validation, FPGA validation, board bring-up, and hardware debug experience are likely to be the strongest fits.

____________________________________________________________________________________
JOB DESCRIPTION
Summary
We are seeking a skilled PCIe Engineer to join our Silicon Engineering team. The ideal candidate will have deep expertise in PCI Express (PCIe) interfaces and protocols, with hands-on experience in test development, analysis, and debug across both pre-silicon and post-silicon environments. You will play a critical role in ensuring the functional correctness, performance, and compliance of PCIe IP and SoC-level interconnects.
Key Responsibilities
Pre-Silicon
  1. Develop and execute test plans for PCIe Gen3/Gen4/Gen5/Gen6 IP blocks and SoC-level integration
  2. Create directed and constrained-random tests targeting PCIe Transaction Layer (TLP), Data Link Layer (DLLP), and Physical Layer (PHY) functionality
  3. Perform protocol-level analysis using VIP (Verification IP) environments and bus functional models
  4. Debug RTL-level issues related to link training, power management (ASPM, L-states), equalization, and error handling
  5. Collaborate with design teams on coverage closure, assertions, and functional coverage models

Post-Silicon
  1. Bring up and validate PCIe links on silicon platforms (FPGA, emulation, and first silicon)
  2. Develop and execute post-silicon validation test plans covering link training, enumeration, data integrity, error injection, and compliance
  3. Debug silicon-level issues using protocol analyzers (e.g., Keysight, Teledyne LeCroy), oscilloscopes, and logic analyzers
  4. Perform root-cause analysis of PCIe link failures, packet errors, and performance degradation
  5. Characterize PCIe PHY performance including jitter, eye diagrams, and signal integrity
  6. Collaborate with platform, firmware, and BIOS teams to resolve system-level PCIe issues
  7. Drive compliance and interoperability testing per PCI-SIG specifications

General
  1. Analyze PCIe specification updates and assess impact on existing IP/SOC designs
  2. Automate test infrastructure, result parsing, and regression frameworks
  3. Document findings, debug methodologies, and test coverage metrics
  4. Contribute to team knowledge sharing

Required Qualifications
  1. Education: B.S./M.S./Ph.D. in Electrical Engineering, Computer Engineering, or related field
  2. Experience: 3-8+ years of experience in PCIe validation, verification, or silicon bring-up
  3. Strong understanding of PCIe specification (Gen3 through Gen5/Gen6), including:
  4. Transaction Layer: TLP types, ordering rules, flow control, completion handling
  5. Data Link Layer: ACK/NAK, replay, LCRC, DLLP
  6. Physical Layer: Link training (LTSSM), equalization, encoding (8b/10b, 128b/130b)
  7. Power management: ASPM, L-states, D-states
  8. Proficiency in System Verilog/UVM for pre-silicon test development
  9. Experience with protocol analyzers and lab debug tools for post-silicon validation
  10. Familiarity with scripting languages (Python, Perl, Tcl) for test automation and log parsing
  11. Solid understanding of PCIe enumeration, BAR programming, and configuration space
  12. Experience with FPGA prototyping or emulation platforms is a plus

Preferred Qualifications
  1. Experience with CXL (Compute Express Link) or other PCIe-based protocols
  2. Knowledge of signal integrity concepts (S-parameters, eye diagrams, jitter analysis)
  3. Familiarity with compliance testing per PCI-SIG specifications and test suites
  4. Experience with NVMe, CCIX, or UCIe protocols
  5. Background in SoC-level integration and system-level validation
  6. Understanding of BIOS/firmware interactions with PCIe subsystems
  7. Contributions to PCIe IP development or architecture definition

Medical, dental, and vision insurance are available to qualified candidates who meet eligibility requirements.
By providing your phone number, you consent to: (1) receive automated text messages and calls from the Judge Group, Inc. and its affiliates (collectively "Judge") to such phone number regarding job opportunities, your job application, and for other related purposes. Message & data rates apply and message frequency may vary. Consistent with Judge's Privacy Policy, information obtained from your consent will not be shared with third parties for marketing/promotional purposes. Reply STOP to opt out of receiving telephone calls and text messages from Judge and HELP for help.
Contact:
This job and many more are available through The Judge Group. Please apply with us today!

Apply