1

Staff Rfic Design Engineer Jobs in Dallas, TX (NOW HIRING)

Be Seen First

The Electrical Design Engineer will be responsible for all aspects of design, and planning of ... Manage project tasks and provide technical oversight, supervision, and mentoring to junior staff ...

Be Seen First

The Electrical Design Engineer will be responsible for all aspects of design, and planning of ... Manage project tasks and provide technical oversight, supervision, and mentoring to junior staff ...

Job Overview: DesignEngineerI Entry-level design engineer supporting the development and ... the Staffing or Operations team. Primoris has established an approved vendor program for this ...

Micron's HIG HBM Digital Design Group is seeking a Digital Design Engineer to contribute to the architecture, RTL development, verification, and delivery of highperformance digital logic blocks for ...

next page

Showing results 1-20

Staff Rfic Design Engineer information

See Dallas, TX salary details

$22.8K

$98.3K

$190.4K

How much do staff rfic design engineer jobs pay per year?

As of Jul 5, 2026, the average yearly pay for staff rfic design engineer in Dallas, TX is $98,260.00, according to ZipRecruiter salary data. Most workers in this role earn between $68,300.00 and $123,700.00 per year, depending on experience, location, and employer.

What is the difference between Staff Rfic Design Engineer vs RFIC Design Engineer?

AspectStaff Rfic Design EngineerRFIC Design Engineer
CredentialsBachelor's or Master's in Electrical Engineering, specialized in RFIC designBachelor's or Master's in Electrical Engineering, with RFIC focus
Work EnvironmentDesign teams in semiconductor or telecommunications companiesDesign and development of RF integrated circuits in similar settings
Industry UsageUsed in wireless, telecom, and semiconductor industriesPrimarily in wireless and RF semiconductor industries

The main difference is that a Staff Rfic Design Engineer often holds a senior or specialized role within RFIC design teams, focusing on complex projects and mentorship, while an RFIC Design Engineer typically refers to a more general or mid-level position focused on circuit design and development. Both roles require similar credentials and work environments, but the Staff Rfic Design Engineer usually has more experience and responsibilities.

What are the typical collaboration points between a Staff RFIC Design Engineer and other engineering teams during a project?

As a Staff RFIC Design Engineer, you will regularly collaborate with digital design engineers, layout engineers, and system architects to ensure seamless integration of RFIC components within broader system designs. You may also work closely with test and validation teams to develop testing procedures and troubleshoot performance issues. These collaborations are essential for aligning on project specifications, resolving design challenges, and ensuring that all components meet required standards and timelines. Effective communication and cross-functional teamwork are key aspects of success in this role.

What are the key skills and qualifications needed to thrive as a Staff RFIC Design Engineer, and why are they important?

To thrive as a Staff RFIC Design Engineer, you need a solid background in electrical engineering, strong knowledge of RF circuit design principles, and experience with CMOS or BiCMOS technologies, usually backed by at least a bachelor's or master's degree in a related field. Familiarity with EDA tools such as Cadence Virtuoso, ADS, and EM simulators, as well as understanding of lab measurement equipment, is essential. Strong problem-solving skills, attention to detail, and effective teamwork and communication abilities help you excel in cross-functional development environments. These skills ensure robust, innovative RFIC solutions and successful project execution in a highly technical and collaborative field.

What are Staff RFIC Design Engineers?

Staff RFIC (Radio Frequency Integrated Circuit) Design Engineers are experienced professionals who design, develop, and test integrated circuits that operate at radio frequencies, typically for use in wireless communication systems, radar, and other RF applications. They are responsible for circuit architecture, layout, simulation, and ensuring compliance with industry and performance standards. As 'staff' engineers, they often lead projects, mentor junior engineers, and collaborate closely with cross-functional teams to deliver advanced RFIC solutions.
What are popular job titles related to Staff Rfic Design Engineer jobs in Dallas, TX? For Staff Rfic Design Engineer jobs in Dallas, TX, the most frequently searched job titles are:
What job categories do people searching Staff Rfic Design Engineer jobs in Dallas, TX look for? The top searched job categories for Staff Rfic Design Engineer jobs in Dallas, TX are:
Senior/Staff Design Engineer

Senior/Staff Design Engineer

Globalfoundries

Richardson, TX • On-site

$69K - $202K/yr

Full-time

Posted 25 days ago


GlobalFoundries rating

8.2

Company rating: 8.2 out of 10

Based on 34 frontline employees who took The Breakroom Quiz

80th of 527 rated manufacturers


Job description

About MIPS @ GlobalFoundries:
GlobalFoundries is a leading full-service semiconductor foundry providing a unique combination of design, development, and fabrication services to some of the world's most inspired technology companies.
With the addition of the MIPS team, GF now offer a rich portfolio of RISC-V CPUs, especially AI-enabled processors for the Physical AI world.
Summary of Role:
We are seeking recent-graduates who are eager to become a world-class CPU IP Design Engineer. Responsible for developing and owning RTL development of our latest AI-enabled RISC-V CPU core. The candidate will be responsible for all aspects of the design including Functional Features, Performance, Power, and Area.
Essential Responsibilities:
Drive the micro-architecture and design of critical blocks of the CPU core
Design of RISC-V Vector CPU core and its custom extensions
Design of AI-enabled Matrix engine to augment the Vector CPU
Explore high-performance strategies working with the CPU modeling team
Perform Microarchitecture development and specification- from early high-level architectural exploration, through microarchitectural research and arrive at detailed specifications
Configure Design Features Development, assessment, and refinement of RTL design to target power, performance, area, and timing goals
Perform Functional verification support and assist in the design verification strategy
Assist with the verification of RTL design performance goals
Partner with a multi-functional engineering team to implement and validate physical design aspects of timing, area, reliability, testability, and power
Other Responsibilities:
Perform all activities in a safe and responsible manner and support all Environmental, Health, Safety & Security requirements and programs.
Required Qualifications:
Knowledge of the pipeline stages of an in-order or out-of-order high-performance CPU core
Knowledge of microprocessor architecture, including one or more of the following areas:
* Instruction fetch and decode, branch prediction techniques
* Instruction scheduling, register renaming, Reorder Buffer (ROB)
* Out-of-order execution
* Integer and Floating-point execution
* Load/Store execution
* Instruction and Data Prefetch
* Vector data path
* Cache and memory subsystems
Knowledge of System Verilog, Verilog and/or VHDL
Experience with simulators and waveform debugging tools.
Knowledge of logic design principles along with timing and power implications
Bachelor's with 3-7 or Master's with 2-5 years of experience

Preferred Qualifications:
Experience with designing RISC-V, ARM, and/or MIPS CPU
Experience with Hardware multi-threading, virtualization, and SIMD designs
Experience with vector and matrix-enabled CPUs, preferably RISC-V processors.
Understanding of high-performance techniques and trade-offs in a CPU microarchitecture
Understanding of low-power microarchitecture techniques
Experience using a scripting language such as Perl or Python
Knowledge of Cache coherency and memory consistency
Understanding of CPU integration at SoC level
Understanding of Safety and Security microarchitecture

Expected Salary Range

$69,000.00 - $202,000.00

The exact Salary will be determined based on qualifications, experience and location.

If you need a reasonable accommodation for any part of the employment process, please contact us by email at usaccommodations@gf.com and let us know the nature of your request and your contact information. Requests for accommodation will be considered on a case-by-case basis. Please note that only inquiries concerning a request for reasonable accommodation will be responded to from this email address.

An offer with GlobalFoundries is conditioned upon the successful completion of pre-employment conditions, as applicable, and subject to applicable laws and regulations.

GlobalFoundries is fully committed to equal opportunity in the workplace and believes that cultural diversity within the company enhances its business potential. GlobalFoundries goal of excellence in business necessitates the attraction and retention of highly qualified people. Artificial barriers and stereotypic biases detract from this objective and may be illegally discriminatory.

All policies and processes which pertain to employees including recruitment, selection, training, utilization, promotion, compensation, benefits, extracurricular programs, and termination are created and implemented without regard to age, ethnicity, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, sexual orientation, gender identity or expression, veteran status, or any other characteristic or category specified by local, state or federal law


What GlobalFoundries employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom