ZipRecruiter

Log In

1

Sta Static Timing Analysis Engineer Jobs in Texas

next page

Showing results 1-20

All JobsSta Static Timing Analysis Engineer JobsSta Static Timing Analysis Engineer Jobs in Texas

Sta Static Timing Analysis Engineer information

What are STA (Static Timing Analysis) Engineers?

STA (Static Timing Analysis) Engineers are specialists in the semiconductor industry who analyze and verify the timing performance of digital circuits without requiring dynamic simulation. They use specialized software tools to ensure that signal transitions occur within required time constraints, preventing issues like data corruption or circuit malfunction. Their work is crucial in the design and validation stages of integrated circuits (ICs), helping to guarantee that chips will function reliably at specified speeds and under different conditions.

What are some common challenges faced by STA Static Timing Analysis Engineers during project cycles?

STA Static Timing Analysis Engineers often encounter challenges related to tight project deadlines and complex design specifications. Balancing multiple design corners, managing timing closure for increasingly smaller technology nodes, and coordinating with physical design, synthesis, and verification teams are key hurdles. Additionally, staying updated with evolving EDA tools and methodologies is essential to ensure accurate analysis. Effective communication and troubleshooting skills are critical to resolve timing violations and deliver high-quality silicon on schedule.

What are the key skills and qualifications needed to thrive as a Static Timing Analysis (STA) Engineer, and why are they important?

To thrive as a Static Timing Analysis Engineer, you need a solid background in digital circuit design, timing concepts, and typically a degree in electrical or computer engineering. Proficiency with EDA tools such as Synopsys PrimeTime, Cadence Tempus, and scripting languages like TCL or Perl is essential. Strong problem-solving abilities, attention to detail, and effective communication skills set top performers apart in this role. These competencies ensure accurate timing verification, efficient collaboration, and successful delivery of complex semiconductor projects.
What are popular job titles related to Sta Static Timing Analysis Engineer jobs in Texas? For Sta Static Timing Analysis Engineer jobs in Texas, the most frequently searched job titles are:
What job categories do people searching Sta Static Timing Analysis Engineer jobs in Texas look for? The top searched job categories for Sta Static Timing Analysis Engineer jobs in Texas are:
What cities in Texas are hiring for Sta Static Timing Analysis Engineer jobs? Cities in Texas with the most Sta Static Timing Analysis Engineer job openings:
Sta Static Timing Analysis Engineer jobs near you
GPU Design Implementation, Static Timing Analysis Engineer

GPU Design Implementation, Static Timing Analysis Engineer

West Coast Consulting

Austin, TX

$120 - $145/hr

Other

Posted 16 days ago

Job description

Job Description Title: Senior Staff GPU Design Implementation, Static Timing Analysis Engineer Location: Austin, TX or San Jose, CA. onsite strongly preferred Need: "STA engineer with strong PrimeTime experience who has owned timing closure at 5nm." Position Summary We are seeking a Senior Staff Static Timing Analysis (STA) Engineer for our client to help shape timing integrity and signoff readiness for their next-generation GPU IPs. This individual contributor role will join the GPU Physical Design team to collaborate with RTL, physical design, SoC integration, and EDA partners to develop and implement timing analysis and convergent strategies for complex GPU designs

The ideal candidate brings strong hands-on STA expertise, deep understanding of ASIC design flows, and a collaborative mindset to apply sound methodology and deliver high-quality timing closure across functional and test modes. Help shape hands-on static timing analysis strategy at top level, developing, debugging, and maintaining timing constraints, clock definitions, and timing environments for complex, multi-clock GPU IPs across functional and test scenarios. Drive timing closure and signoff readiness by analyzing timing paths, understanding different clocking and implementation styles, managing latency and skew tradeoffs, and applying timing budgeting, derating, and multi-voltage methodologies across advanced process nodes.

Advance cross-functional collaboration with RTL, physical design, and SoC teams to identify, debug, and resolve timing issues impacting block-level and full-chip closure, ensuring alignment between logical intent and physical implementation. Influence STA methodologies and sign-off flows, leveraging industry-standard tools and exploring best practices-including POCV, multi-corner analysis, and low-power constraints-to improve timing quality, convergence, and predictability. Advance best practices by maintaining technical documentation and staying ahead of emerging GPU technologies.

Skills And Qualifications 11+ years of experience with a Bachelor's Degree in Computer Science/Engineering, or 9+ years of experience with a Master's Degree, or 7+ years of experience with a Ph.D. 7+ years of hands-on experience with ASIC design flows and electrical engineering fundamentals. Strong experience with POCV, derating methodologies, and timing analysis

Strong hands-on experience with industry-standard STA tools (e.g. PrimeTime, Tempus), clock tree synthesis (CTS), multi-voltage and multi-clock designs. Strong knowledge of formal equivalency checks, low-power checks, timing constraints, UPF

Strong scripting /programming skills in Tcl, Perl, Shell, and/or Python. Strong analytical skills, attention to detail, and problem-solving skills using data-driven approach. Experience with leading technical initiatives, driving process and methodology innovation, and mentoring engineers Excellent collaboration and communication skills, with the ability to navigate ambiguity and influence stakeholders in a fast-paced, global team environment.

Nice to have: Familiarity with advanced FinFET process nodes (5nm or smaller). Hands-on experience with synthesis, block and/or full chip implementation with the latest industry P&R/STA flows and tools. Sign-off experience with reliability, signal integrity, noise, timing, power, physical and DFM closure.

Apply