Principal Engineer- Design (FPGA)
Chandler, AZ · On-site
$136K - $167K/yr
... SoC products. The candidate must be located in the Chandler Design Center . Requirements ... Strong proficiency in Verilog and/or SystemVerilog for synthesizable RTL design. * Strong ...