ZipRecruiter

Log In

1

Soc Development Engineer Jobs (NOW HIRING)

Trinity Technology Solutions

ASIC Engineer

San Jose, CA · On-site

$194K/yr

Senior ASIC ENGINEER Location : San Jose,CA - Onsite Duration : Permanent Direct Hire About the job ... Lead ASIC/SoC architecture and micro-architecture development from concept through production

InnoPhase IoT

SoC Test Intern

San Diego, CA

$17.75 - $23/hr

Exposure to end-to-end SoC development and validation flow * Mentorship from experienced RF and digital engineers * Opportunity to contribute to cutting-edge wireless technologies Key ...

Nvidia

Senior SOC Design Engineer

Santa Clara, CA · Hybrid

Collaborate across teams to drive standard methodologies and continuous improvement in SOC development What we need to see: * BS or MS in Computer Engineering, Electrical Engineering, or equivalent ...

The PJF Group

Physical Design Engineer

Bodega Bay, CA · On-site

$180K - $230K/yr

We're looking for a hands-on Physical Design Engineer to support complex SoC projects for our ... MSEE preferred * Strong experience in ASIC physical design and SoC development (28nm/16nm)

AttoTude

Firmware Engineer

Menlo Park, CA

The ideal candidate has strong experience in low-level programming (C/C++), microcontroller/SoC development, and hardware bring-up, with a proven ability to collaborate with cross-functional teams to ...

Sandisk

SoC Architect

Milpitas, CA · On-site

$71.75 - $94.50/hr

SoC architecture and definitions for SoC development * Leading complex activities while having ... Bachelors in Computer Science or Computer / Electrical Engineering * At least 15 years of ...

next page

Showing results 1-20

People also search for

All JobsSoc Development Engineer Jobs

Soc Development Engineer information

See salary details

$49K

$96.2K

$153.5K

How much do soc development engineer jobs pay per year?

As of Jun 6, 2026, the average yearly pay for soc development engineer in the United States is $96,155.00, according to ZipRecruiter salary data. Most workers in this role earn between $79,500.00 and $106,500.00 per year, depending on experience, location, and employer.
Infographic showing various Soc Development Engineer job openings in the United States as of May 2026, with employment types broken down into 18% Full Time, 9% Temporary, 64% Contract, and 9% Nights. Highlights an 80% Physical, 6% Hybrid, and 14% Remote job distribution, with an average salary of $96,155 per year, or $46.2 per hour.
Lead Senior Design Engineer - AI SoC Development

Lead Senior Design Engineer - AI SoC Development

Intel

Hillsboro, OR • On-site

Full-time

Medical, Retirement, PTO

Posted 17 days ago

Intel rating

8.8

Company rating: 8.8 out of 10

Based on 143 frontline employees who took The Breakroom Quiz

9th of 139 rated electronics manufacturers

Job description

Job Details:Job Description: 

About the RoleIntel's AI SoC organization develops cutting-edge products powering a wide range of AI applications, from edge devices to data center accelerators. If you are an engineer with strong technical and communication skills who thrives in a fast-paced environment with abundant learning opportunities, you are the ideal candidate for this role. Join us to shape the future of AI hardware.

Position OverviewYou will develop logic design, register transfer level (RTL) coding, and simulation for SoC designs while integrating IP blocks and subsystems into full chip SoC or discrete component designs. You'll participate in defining architecture and microarchitecture features of the blocks being designed and perform quality checks across various logic design aspects ranging from RTL to timing/power convergence.

You will apply various strategies, tools, and methods to write RTL and optimize logic to meet power, performance, area, and timing goals while ensuring design integrity for physical implementation. Working closely with verification teams, you'll review verification plans and implementation to ensure design features are verified correctly, resolving and implementing corrective measures for failing RTL tests.

Additionally, you'll follow secure development practices to address security threat models and security objectives within the design, work with IP providers to integrate and validate IPs at the SoC level, and drive quality assurance compliance for smooth IP/SoC handoff.

Key Responsibilities Lead evaluation of architectural trade-offs considering features, performance targets, power constraints, and system limitations

Define and document micro-architecture for complex SoC IP blocks; implement RTL in Verilog/SystemVerilog, integrate at top level, and deliver fully verified, synthesis- and timing-clean designs

Collaborate closely with verification teams to ensure comprehensive coverage and robust validation of all design aspects

Develop and maintain timing constraints for IP blocks; provide guidance and support to physical design teams for synthesis, timing closure, and formal equivalence checks

Drive silicon bring-up and post-silicon validation, including debug and performance analysis

Mentor junior engineers and contribute to best practices for design methodology and quality

You should possess the following professional traits:

Ability to thrive in a dynamic environment with evolving requirements

Strong communication skills, collaborative mindset, and leadership qualities

Passion for innovation, continuous learning, and tackling technical challenges

Qualifications:

Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Minimum Qualifications Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or Computer Science

7+ years of experience in RTL design and implementation for ASIC/SoC development

Preferred Qualifications Proven ability to solve complex design challenges such as clock domain crossings, power optimization, and timing closure

Hands-on experience with SoC system integration and multicore CPU subsystem design

Strong knowledge of standard bus protocols (AXI, AHB, etc.) and embedded processor architectures

Expertise in high-speed and low-power design techniques

Proficiency in scripting (Python, TCL, etc.) for automation and design flow optimization

Familiarity with industry standard EDA tools, including simulators (VCS, Questa, Xcelium), lint tools (Spyglass), and FPGA prototyping tools (Xilinx Vivado, Altera Quartus II)

Job Type:Experienced HireShift:Shift 1 (United States of America)Primary Location: US, California, FolsomAdditional Locations:US, California, Santa Clara, US, Oregon, Hillsboro, US, Texas, AustinBusiness group:Intel makes possible the most amazing experiences of the future. You may know us for our processors. But we do so much more. Intel invents at the boundaries of technology to make amazing experiences possible for business and society, and for every person on Earth. Harnessing the capability of the cloud, the ubiquity of the Internet of Things, the latest advances in memory and programmable solutions, and the promise of always-on 5G connectivity, Intel is disrupting industries and solving global challenges. Leading on policy, diversity, inclusion, education and sustainability, we create value for our stockholders, customers, and society.Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of TrustThis role is a Position of Trust. Should you accept this position, you must consent to and pass an extended Background Investigation, which includes (subject to country law), extended education, SEC sanctions, and additional criminal and civil checks. For internals, this investigation may or may not be completed prior to starting the position. For additional questions, please contact your Recruiter.Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.

Annual Salary Range for jobs which could be performed in the US: $190,610.00-311,890.00 USDThe range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

What Intel employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom

Intel logo

About Intel

Sourced by ZipRecruiter

Intel strives to make every facet of semiconductor manufacturing state-of-the-art -- from semiconductor process development and manufacturing, through yield improvement to packaging, final test and optimization, and world class Supply Chain and facilities support. Employees in the Technology and Manufacturing Group are part of a worldwide network of design, development, manufacturing, and assembly/test facilities, all focused on utilizing the power of Moore's Law to bring smart, connected devices to every person on Earth

Industry

Manufacturing

Company size

10,000+ Employees

Headquarters location

Santa Clara, CA, US

Year founded

1968

View All Intel Jobs

Apply