1

Silicon Validation Engineer Jobs (NOW HIRING)

Job Summary We are seeking a highly skilled and motivated Post Silicon Validation Engineer to join our dynamic team. The ideal candidate will be responsible for bringing up, validating, and ...

Silicon Validation Engineer

Folsom, CA Β· On-site

$179K - $200K/yr

Join Intel as a Silicon Validation Engineer, where you will play a pivotal role in ensuring the functionality, performance, and reliability of Intel's cutting-edge silicon products and technologies.

... product engineering teams. * Define observability and debug requirements and improve validation automation, execution, and failure triage. Who You Are * Strong hands-on experience in silicon ...

We have an opportunity for a forward-thinking and especially motivated Analog Mixed Signal IP Silicon Validation Engineer! As a member of our dynamic group, you will have the rare and great ...

We have an opportunity for a forward-thinking and especially motivated Analog Mixed Signal IP Silicon Validation Engineer! As a member of our dynamic group, you will have the rare and great ...

We Are Synopsys is the leader in engineering solutions from silicon to systems, enabling customers ... At Synopsys, you will validate SerDes PHYs that power the systems running the world, and the lab ...

We Are Synopsys is the leader in engineering solutions from silicon to systems, enabling customers ... At Synopsys, you will validate SerDes PHYs that power the systems running the world, and the lab ...

We Are Synopsys is the leader in engineering solutions from silicon to systems, enabling customers ... At Synopsys, you will validate SerDes PHYs that power the systems running the world, and the lab ...

Silicon Validation Engineer

Sunnyvale, CA Β· On-site

$170K - $250K/yr

We are seeking a hands-on Validation Engineer to take our custom silicon devices from first power-on to production readiness. Embedded in a cross-functional team spanning analog design, logic design ...

We have an opportunity for a forward-thinking and especially motivated Analog Mixed Signal IP Silicon Validation Engineer! As a member of our dynamic group, you will have the rare and great ...

* We are seeking a hands‑on Validation Engineer to take our custom silicon devices from first power‑on to production readiness. Embedded in a cross‑functional team spanning analog design, logic ...

We have an opportunity for a forward-thinking and especially motivated Analog Mixed Signal IP Silicon Validation Engineer! As a member of our dynamic group, you will have the rare and great ...

Silicon Validation Engineer

Cupertino, CA Β· On-site

$150K - $225K/yr

... validation, and debug of analog and mixed-signal embedded circuits and silicon subsystems. Design ... Utilizing programming and scripting languages, including Python, C and Tcl, to develop, optimize ...

Silicon Validation Engineer

Cupertino, CA Β· On-site

$150K - $225K/yr

... validation, and debug of analog and mixed-signal embedded circuits and silicon subsystems. Design ... Utilizing programming and scripting languages, including Python, C and Tcl, to develop, optimize ...

... validation, and debug of analog and mixed-signal embedded circuits and silicon subsystems. Design ... Utilizing programming and scripting languages, including Python, C and Tcl, to develop, optimize ...

Showing results 21-40

Silicon Validation Engineer information

See salary details

$22

$51

$78

How much do silicon validation engineer jobs pay per hour?

As of Sep 12, 2026, the average hourly pay for silicon validation engineer in the United States is $52.00, according to ZipRecruiter salary data. Most workers in this role earn between $39.42 and $63.22 per hour, depending on experience, location, and employer.

What is a silicon validation engineer?

Silicon Validation Engineers are professionals responsible for testing and validating integrated circuits (ICs) or chips after they are manufactured. They verify that the hardware functions correctly according to design specifications by running a series of tests and debugging any identified issues. Their role ensures that the silicon meets performance, reliability, and functionality requirements before it goes into mass production. This position often requires strong skills in hardware debugging, test development, and collaboration with design and verification teams.

What are some common challenges faced by silicon validation engineers during the pre-silicon and post-silicon validation phases?

Silicon Validation Engineers often encounter challenges such as identifying and debugging complex hardware bugs, working with incomplete or evolving specifications, and managing tight project schedules. During pre-silicon validation, simulating real-world scenarios and ensuring test coverage can be difficult due to limitations in simulation speed and model accuracy. In post-silicon validation, engineers must efficiently reproduce and isolate issues using lab equipment, which requires strong problem-solving skills and close collaboration with design, firmware, and test teams to resolve defects quickly.

What are the key skills and qualifications needed to thrive as a silicon validation engineer, and why are they important?

To thrive as a Silicon Validation Engineer, you need a solid background in electrical engineering, digital/analog circuit design, and experience with test methodologies, often supported by a relevant bachelor's or master's degree. Familiarity with lab equipment (oscilloscopes, logic analyzers), scripting languages (such as Python or Perl), and validation tools (like UVM or SystemVerilog) is typically required. Strong problem-solving skills, attention to detail, and effective communication are valuable soft skills for this role. These competencies are essential for ensuring silicon products meet design specifications, function reliably, and are delivered on schedule.

What is the difference between Silicon Validation Engineer vs Digital Design Engineer?

AspectSilicon Validation EngineerDigital Design Engineer
Primary FocusVerifying silicon chips post-fabrication to ensure functionality and performanceDesigning and developing digital integrated circuits and systems
Work EnvironmentLaboratories, testing facilities, and cleanroomsDesign offices, CAD tools, and simulation environments
Required SkillsHardware testing, debugging, scripting, knowledge of chip architectureHardware description languages (HDL), digital logic design, simulation
Industry UsageSemiconductor companies, chip manufacturersSemiconductor, electronics, and tech companies

The Silicon Validation Engineer focuses on testing and verifying silicon chips after fabrication, ensuring they meet specifications. In contrast, the Digital Design Engineer is involved in designing digital circuits and systems before fabrication. Both roles require knowledge of hardware and digital logic, but their stages in the product lifecycle differ significantly.

More about Silicon Validation Engineer jobs

What cities are hiring for Silicon Validation Engineer jobs?

Cities with the most Silicon Validation Engineer job openings:

Who are the top companies hiring for Silicon Validation Engineer jobs?

The top employers for Silicon Validation Engineer jobs are:

What states have the most Silicon Validation Engineer jobs?

States with the most job openings for Silicon Validation Engineer jobs include:

What are popular job titles related to Silicon Validation Engineer jobs?

For Silicon Validation Engineer jobs, the most frequently searched job titles are:

Infographic showing various Silicon Validation Engineer job openings in the United States as of September 2026, with employment types broken down into 1% Internship, 87% Full Time, 9% Part Time, and 3% Contract. Highlights an 86% Physical, 4% Hybrid, and 10% Remote job distribution, with an average salary of $108,152 per year, or $52 per hour.

Post-Silicon Validation Engineer

San Jose, CA β€’ On-site

$160K - $260K/yr

Full-time

Medical, Dental, Vision

Re-posted 7 days ago


Key responsibilities

  • Drive early bring-up of first silicon, including boot, initialization, and debug of ASICs.

  • Perform deep-dive debug of silicon issues across RTL, firmware, and system levels.

  • Validate and characterize custom IP blocks and accelerator components.


Job description

About Etched

Etched is building hardware for frontier intelligence. We co-design chips, racks, software, and manufacturing to deliver best-in-class throughput and latency across both prefill and decode workloads. Our first products are heavily focused on inference. Backed by hundreds of millions from top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure layer for the fastest growing industry in history.

Job Summary

We are seeking a highly skilled and motivated Post Silicon Validation Engineer to join our dynamic team. The ideal candidate will be responsible for bringing up, validating, and characterizing ASICs from first silicon through the production ramp. This role is crucial in ensuring functional correctness, performance, and reliability of our AI/ML accelerator hardware, enabling successful deployment of our cutting-edge products.

Key Responsibilities

  • Drive early bring-up of first silicon, including boot, initialization, and debug of ASICs.

  • Perform deep-dive debug of silicon issues across RTL, firmware, and system levels.

  • Collaborate closely with design, verification, and board teams to root-cause and resolve functional and electrical issues.

  • Validate and characterize custom IP blocks and accelerator components.

  • Execute functional and performance validation of compute units and specialized processing elements.

  • Conduct IP-level and full-chip stress testing and corner case analysis to ensure robust operation.

  • Develop and extend post-silicon validation infrastructure, automation, and test suites.

  • Implement efficient result capture, analysis, and regression frameworks.

  • Utilize lab instrumentation (oscilloscopes, analyzers, BERTs, pattern generators) for detailed signal and system characterization.

  • Define validation strategies and coverage metrics across design blocks and subsystems.

  • Partner with RTL, DFT, ATE, firmware, and system architecture teams to ensure smooth transition from pre-silicon verification to post-silicon validation.

  • Provide critical feedback on test escapes, yield issues, and silicon errata, influencing silicon revisions and firmware/driver workarounds.

You may be a good fit if you have

  • 7+ years of experience in post-silicon validation, bring-up, and debug of ASICs (preferably including AI/ML accelerators)

  • Proven expertise in early silicon bring-up, debug, and validation

  • Deep knowledge of peripheral interfaces and board-level debug

  • Proficiency in C, Python, and scripting for validation automation

  • Hands-on expertise with oscilloscopes, logic/protocol analyzers, and other validation lab tools

  • Familiarity with firmware, bootloaders, and low-level silicon debug environments

  • Strong problem-solving, analytical, and collaboration skills across hardware and software teams

  • Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field (Master's preferred)

Strong candidates may also have experience with

  • Low-speed peripheral interfaces (I2C, SPI, UART, JTAG)

  • High-speed protocols (PCIe, Ethernet)

  • Memory subsystems (HBM, DDR)

  • Performance and thermal characterization

  • AI/ML model profiling and workload correlation

  • System-level validation of accelerators or server platforms

Benefits

  • Medical, dental, and vision packages with generous premium coverage

    • $500 per month credit for waiving medical benefits

  • Housing subsidy of $2k per month for those living within walking distance of the office

  • Relocation support for those moving to San Jose (Santana Row)

  • Various wellness benefits covering fitness, mental health, and more

  • Daily lunch + dinner in our office

  • Unlimited compute budget subject to ROI justification

How we’re different

Etched believes in the Bitter Lesson. We are the first inference-focused frontier AI system. Our addressable market is the entirety of inference, unlike many of our competitors.

 

We are a fully in-person team in San Jose (Santana Row), and greatly value engineering skills. We do not have boundaries between engineering and research, and we expect all of our technical staff to contribute to both and work across disciplines as needed.

Compensation Range: $160K - $260K