1

Signal Integrity Simulation Engineer Jobs (NOW HIRING)

Signal Integrity Architect

Santa Clara, CA ยท On-site

$196.10K/yr

Master's degree in Electrical or Computer Engineering, with a specialization in Signal Integrity (SI). * 6+ years of experience in SI analysis, simulation, and measurement of high-speed digital ...

Signal and Power Integrity Engineer

Sunnyvale, CA ยท On-site

$196K/yr

As a Chip Package Signal Integrity/Power Integrity (SI/PI) Engineer, you will be responsible for the chip package design with signal/power integrity simulation and characterization in the chip ...

Signal Integrity Engineer

Santa Clarita, CA ยท On-site

$169.40K/yr

Signal Integrity Engineer Job Location: Santa Clara, CA Job Duration: 3 Months, Contract to Hire ... Simulate Channel Analysis for high speed serdes and memory interfaces * Design and analyze high ...

Staff - Signal Integrity Engineer

San Jose, CA ยท On-site

$176K - $224K/yr

Performs testing, simulation, validation and qualification of systems and makes design adjustments as needed. The Signal integrity engineer works in cross functional teams with other designers ...

next page

Showing results 1-20

Signal Integrity Simulation Engineer information

See salary details

$127.5K

$168.5K

How much do signal integrity simulation engineer jobs pay per year?

As of Jun 4, 2026, the average yearly pay for signal integrity simulation engineer in the United States is $166,304.00, according to ZipRecruiter salary data. Most workers in this role earn between $167,000.00 and $167,000.00 per year, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive as a Signal Integrity Simulation Engineer, and why are they important?

To thrive as a Signal Integrity Simulation Engineer, you need a solid background in electrical engineering, signal integrity principles, and experience with high-speed digital circuit analysis, typically supported by a relevant degree. Proficiency with simulation tools like Ansys HFSS, Cadence Sigrity, and knowledge of PCB design software are essential. Strong analytical thinking, attention to detail, and effective communication skills help in diagnosing issues and collaborating with cross-functional teams. These skills ensure accurate modeling, effective troubleshooting, and the reliable performance of complex electronic systems.

What are some common challenges Signal Integrity Simulation Engineers face when working on high-speed PCB designs?

Signal Integrity Simulation Engineers often encounter challenges such as managing crosstalk, minimizing signal reflections, and ensuring timing closure in high-speed PCB designs. Collaborating with hardware designers and PCB layout engineers is crucial to address these issues early in the design phase. Additionally, staying updated with the latest simulation tools and standards is important for accurately predicting real-world performance and avoiding costly redesigns. A methodical approach to simulation and validation, combined with clear communication across teams, is key to overcoming these technical hurdles.

What does a Signal Integrity Simulation Engineer do?

A Signal Integrity Simulation Engineer is responsible for analyzing and ensuring the quality of electrical signals in high-speed electronic circuits, such as those found in computer motherboards, servers, and communication devices. They use specialized simulation software to predict and resolve issues like signal loss, noise, and interference before the physical hardware is built. Their work helps prevent data errors and ensures reliable performance of products. Signal Integrity Simulation Engineers collaborate closely with hardware designers and test engineers throughout the product development cycle.

What is the difference between Signal Integrity Simulation Engineer vs PCB Design Engineer?

AspectSignal Integrity Simulation EngineerPCB Design Engineer
Required CredentialsBachelor's or Master's in Electrical Engineering, certifications in signal integrity or RF designBachelor's or Master's in Electrical Engineering, certifications in PCB design tools
Work EnvironmentElectromagnetic labs, simulation software, R&D teamsDesign offices, CAD tools, manufacturing facilities
Industry UsageHigh-speed digital, RF, aerospace, telecommunicationsConsumer electronics, industrial equipment, communication devices

While both roles involve electrical design, Signal Integrity Simulation Engineers focus on analyzing and optimizing high-speed signals to prevent data loss, whereas PCB Design Engineers concentrate on creating the physical layout of printed circuit boards. Both collaborate closely but serve different stages of product development.

Infographic showing various Signal Integrity Simulation Engineer job openings in the United States as of May 2026, with employment types broken down into 80% Full Time, and 20% Part Time. Highlights an 86% Physical, 5% Hybrid, and 9% Remote job distribution, with an average salary of $166,304 per year, or $80 per hour.

Signal Integrity Engineer

Hewlett Packard Enterprise Development LP

Sunnyvale, CA โ€ข On-site

$196K/yr

Full-time

Posted 29 days ago


Job description

Signal Integrity EngineerThis role has been designed as ''Onsite' with an expectation that you will primarily work from an HPE office.

Who We Are:

Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications wherever they live, from edge to cloud, so they can turn insights into outcomes at the speed required to thrive in today's complex world.Our culture thrives onfinding new and better ways to accelerate what's next.We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs.We make bold moves, together, and are a force for good. If you are looking to stretch and grow your career our culture will embrace you.Open up opportunities with HPE.

Job Description:

Work with an experienced signal integrity team with many years of experience performing high speed ASIC PAM4 SerDes and system-level signal and power Integrity analysis for cutting edge networking product design.

Team members are industry experts with hands-on experience with high-speed ASIC PAM4 SerDes, channel analysis, clocking, I/O timing, on-die power integrity, system-level power integrity, CPM model and PDN optimization, PCB design for SI and PI.

Key Responsibilities:

  • Perform COM (channel margin analysis) to provide design trade-offs amongst ASIC package,board, and connectors. Develop ASIC PAM4 SerDes channel simulation models and correlate totest structures.
  • Correlate ASIC PAM4 SerDes simulation results with Measurements and work with component and ASIC vendors to improve model accuracy.
  • Perform PCB timing analysis, work with board engineersand layout designers to implement all design SI rules, develop and document all layout/SI design rules and checklists.
  • ASIC PAM4 SerDes parametric tuning to improve design margins of serial links.
  • PerformSIDVTmeasurementsonboardsandcorrelatesimulationswithDVTmeasurements.Provide technical assessment of projects to SI management team.

Basic Requirements:

  • Typically, 10 + years of Signal Integrity analysis experience with a bachelor's degree in Electrical engineering, Computer engineering, Microwave, and/or RF engineering.
  • Typically, 8 + years of Signal Integrity analysis experience with a master's degree in Electrical engineering, Computer engineering, Microwave, and/or RF engineering.
  • Experience with 56G/112G ASIC PAM4 SerDes technologies is required.
  • 200G ASIC PAM4 experience desired.
  • Hands-on experience in serial channels up to 200G line rates for coefficient tuning, TP1A measurements.

Preferred Skills:

  • Proficient with CADtools such as AnsysHFSS, SIwaveADS, Allegro, Sigrity and MATLAB.
  • Proficient with lab equipment such as oscilloscopes, Vector Network Analyzers,Time Domain Reflectometers, Spectrum Analyzers, phase noise Analyzers.Good lab debug skills a plus.
  • Strong capabilities to debug and provide solutions for ASIC PAM4 SerDes and channel performance issues.
  • Design implementation for system clocks and solid understanding of PLL design and debug.
  • PCB Stack-up design using 2-d field solvers.

Knowledge and Skills:

  • Good oral and written communication skills.
  • Team player able to collaborate withpeople across geography and in a matrix organization.
  • Capable of workingon several projects simultaneously.

What We Can Offer You:

Health & Wellbeing

We strive to provide our team members and their loved ones with a comprehensive suite of benefits that supports their physical, financial and emotional wellbeing.

Personal & Professional Development

We also invest in your career because the better you are, the better we all are. We have specific programs catered to helping you reach any career goals you have - whether you want to become a knowledge expert in your field or apply your skills to another division.

Unconditional Inclusion

We are unconditionally inclusive in the way we work and celebrate individual uniqueness. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good.

Let's Stay Connected:

Follow @HPECareers on Instagram to see the latest on people, culture and tech at HPE.

#unitedstates#networking

Job:

Engineering

Job Level:

TCP_05"The expected salary/wage range for this position is provided below. Actual offer may vary from this range based upon geographic location, work experience, education/training, and/or skill level.
- United States of America: Annual Salary USD 174,000 - 352,500 in California
The listed salary range reflects base salary. Variable incentives may also be offered."

Information about employee benefits offered in the US can be found at https://myhperewards.com/main/new-hire-enrollment.html

HPE is an Equal Employment Opportunity/ Veterans/Disabled/LGBT employer. We do not discriminate on the basis of race, gender, or any other protected category, and all decisions we make are made on the basis of qualifications, merit, and business need. Our goal is to be one global team that is representative of our customers, in an inclusive environment where we can continue to innovate and grow together. Please click here: Equal Employment Opportunity.

Hewlett Packard Enterprise is EEO Protected Veteran/ Individual with Disabilities.

HPE will comply with all applicable laws related to employer use of arrest and conviction records, including laws requiring employers to consider for employment qualified applicants with criminal histories.

No Fees Notice & Recruitment Fraud Disclaimer

It has come to HPE's attention that there has been an increase in recruitment fraud whereby scammer impersonate HPE or HPE-authorized recruiting agencies and offer fake employment opportunities to candidates. These scammers often seek to obtain personal information or money from candidates.

Please note that Hewlett Packard Enterprise (HPE), its direct and indirect subsidiaries and affiliated companies, and its authorized recruitment agencies/vendorswill never charge any candidate a registration fee, hiring fee, or any other fee in connection with its recruitment and hiring process.The credentials of any hiring agency that claims to be working with HPE for recruitment of talent should be verified by candidates and candidates shall be solely responsible to conduct such verification. Any candidate/individual who relies on the erroneous representations made by fraudulent employment agencies does so at their own risk, and HPE disclaims liability for any damages or claims that may result from any such communication.