Rtl Design Jobs in Alabama (NOW HIRING)

FPGA VERIFICATION ENGINEER We're looking for a Secret-cleared FPGA Verification Engineer to support a confidential defense program focused on missile defense. An FPGA is a configurable chip, and this role is focused on verifying the RTL (the code that tells the chip how to behave) rather than board level design work. This is verification at the deep end, working on the actual chip. The test environment is built and the design is locked, so you skip the setup and go straight to the work that matters: running the cases and stimulus that prove the RTL behaves exactly like it has to. You will be in the SCIF with a sharp team, owning the verification that everything downstream depends on. REQUIREMENTS:
- 6+ years hands on FPGA verification, spent in functional verification rather than RTL design or board bring up
- Proven chip level verification running against completed RTL code, executing directed and constrained random test cases to prove functional behavior against the design spec (not board or card level FPGA work)
- Strong working knowledge of UVM in SystemVerilog, with the independence to build and run stimulus, triage failures, and work verification problems to resolution on their own
- Hands on Synopsys VCS for functional simulation, testbench execution, and RTL debug, comfortable driving regressions and reading coverage reports to close coverage PREFERRED SKILLS:
- Verdi for waveform analysis and debug alongside VCS, plus Vivado experience for working within the Xilinx/AMD FPGA toolchain
- Questa or ModelSim simulation experience for functional verification, testbench execution, and RTL debug
- Prior verification experience on defense, aerospace, or other cleared programs in a classified environment
- Familiarity with Lint for code quality checks and CDC (clock domain crossing) analysis to catch timing issues across asynchronous domains RESPONSIBILITIES:
- Execute directed and constrained-random test cases and stimulus against completed FPGA RTL code to verify chip-level functional behavior against design specifications
- Run functional simulations in the established VCS verification environment, analyze results, and debug failures using waveform analysis and coverage reports
- Identify, document, and work failures to resolution alongside the RTL design team, troubleshooting verification challenges as they surface
- Re-run regression suites as design changes come through to confirm fixes hold and nothing downstream breaks
- Support verification across program assemblies through the build and verification phase, including extended verification work as design changes are finalized