RFIC Design Engineer
San Diego, CA · On-site
... RF/Analog circuits for wireless products (e.g., LNA's, PLL's) and 2+ years of ASIC design ... verification, or related work experience. OR Master's degree in Electrical Engineering or related ...
San Diego, CA · On-site
... RF/Analog circuits for wireless products (e.g., LNA's, PLL's) and 2+ years of ASIC design ... verification, or related work experience. OR Master's degree in Electrical Engineering or related ...
San Diego, CA · On-site
... RF/Analog circuits for wireless products (e.g., LNA's, PLL's) and 2+ years of ASIC design ... verification, or related work experience. OR Master's degree in Electrical Engineering or related ...
$180K - $260K/yr
Partner with silicon, RF, and systems teams to co-optimize die floorplans and package interfaces ... in ASIC package design, with deep expertise in FC-BGA. * Proven experience delivering high-pin ...
Quick apply
$180K - $260K/yr
Partner with silicon, RF, and systems teams to co-optimize die floorplans and package interfaces ... in ASIC package design, with deep expertise in FC-BGA. * Proven experience delivering high-pin ...
San Diego, CA · On-site
$115K - $173K/yr
These are widely used in Qualcomm's SOCs and RF transceiver products targeted for 5G, AI/ML ... Experience working with ASIC design tools such as Cadence Virtuoso. Preferred Qualifications
San Diego, CA · On-site
$115K - $173K/yr
These are widely used in Qualcomm's SOCs and RF transceiver products targeted for 5G, AI/ML ... Experience working with ASIC design tools such as Cadence Virtuoso. Preferred Qualifications
$180K - $260K/yr
Partner with silicon, RF, and systems teams to co-optimize die floorplans and package interfaces ... in ASIC package design, with deep expertise in FC-BGA. * Proven experience delivering high-pin ...
$180K - $260K/yr
Partner with silicon, RF, and systems teams to co-optimize die floorplans and package interfaces ... in ASIC package design, with deep expertise in FC-BGA. * Proven experience delivering high-pin ...
$130K - $200K/yr
The Role We are seeking an ASIC Design Verification Engineer whose role will be to verify the ... Experience in space, telecom, or RF/digital mixed systems is a plus. Compensation and Benefits:
$130K - $200K/yr
The Role We are seeking an ASIC Design Verification Engineer whose role will be to verify the ... Experience in space, telecom, or RF/digital mixed systems is a plus. Compensation and Benefits:
Woodland Hills, CA · On-site
$230K - $323K/yr
The Principal ASIC Design Engineer serves as a technical authority for the design of advanced ASICs ... Review and influence architectural partitioning between ASIC, FPGA, software, and RF/analog domains.
Woodland Hills, CA · On-site
$230K - $323K/yr
The Principal ASIC Design Engineer serves as a technical authority for the design of advanced ASICs ... Review and influence architectural partitioning between ASIC, FPGA, software, and RF/analog domains.
$130K - $200K/yr
The Role We are seeking an ASIC Design Verification Engineer whose role will be to verify the ... Experience in space, telecom, or RF/digital mixed systems is a plus. Compensation and Benefits:
Quick apply
$130K - $200K/yr
The Role We are seeking an ASIC Design Verification Engineer whose role will be to verify the ... Experience in space, telecom, or RF/digital mixed systems is a plus. Compensation and Benefits:
Los Angeles, CA · On-site
$230K - $323K/yr
The Principal ASIC Design Engineer serves as a technical authority for the design of advanced ASICs ... Review and influence architectural partitioning between ASIC, FPGA, software, and RF/analog domains.
Los Angeles, CA · On-site
$230K - $323K/yr
The Principal ASIC Design Engineer serves as a technical authority for the design of advanced ASICs ... Review and influence architectural partitioning between ASIC, FPGA, software, and RF/analog domains.
$249K - $348K/yr
The Principal ASIC Design Engineer serves as a technical authority for the design of advanced ASICs ... Review and influence architectural partitioning between ASIC, FPGA, software, and RF/analog domains.
$249K - $348K/yr
The Principal ASIC Design Engineer serves as a technical authority for the design of advanced ASICs ... Review and influence architectural partitioning between ASIC, FPGA, software, and RF/analog domains.
Los Angeles, CA · On-site
$249K - $348K/yr
The Principal ASIC Design Engineer serves as a technical authority for the design of advanced ASICs ... Review and influence architectural partitioning between ASIC, FPGA, software, and RF/analog domains.
Los Angeles, CA · On-site
$249K - $348K/yr
The Principal ASIC Design Engineer serves as a technical authority for the design of advanced ASICs ... Review and influence architectural partitioning between ASIC, FPGA, software, and RF/analog domains.
Seattle, WA · On-site
$230K - $323K/yr
The Principal ASIC Design Engineer serves as a technical authority for the design of advanced ASICs ... Review and influence architectural partitioning between ASIC, FPGA, software, and RF/analog domains.
Seattle, WA · On-site
$230K - $323K/yr
The Principal ASIC Design Engineer serves as a technical authority for the design of advanced ASICs ... Review and influence architectural partitioning between ASIC, FPGA, software, and RF/analog domains.
Seattle, WA · On-site
$230K - $323K/yr
The Principal ASIC Design Engineer serves as a technical authority for the design of advanced ASICs ... Review and influence architectural partitioning between ASIC, FPGA, software, and RF/analog domains.
Seattle, WA · On-site
$230K - $323K/yr
The Principal ASIC Design Engineer serves as a technical authority for the design of advanced ASICs ... Review and influence architectural partitioning between ASIC, FPGA, software, and RF/analog domains.
Seattle, WA · On-site
$249K - $348K/yr
The Principal ASIC Design Engineer serves as a technical authority for the design of advanced ASICs ... Review and influence architectural partitioning between ASIC, FPGA, software, and RF/analog domains.
Seattle, WA · On-site
$249K - $348K/yr
The Principal ASIC Design Engineer serves as a technical authority for the design of advanced ASICs ... Review and influence architectural partitioning between ASIC, FPGA, software, and RF/analog domains.
Bodega Bay, CA · On-site
$230K - $323K/yr
The Principal ASIC Design Engineer serves as a technical authority for the design of advanced ASICs ... Review and influence architectural partitioning between ASIC, FPGA, software, and RF/analog domains.
Bodega Bay, CA · On-site
$230K - $323K/yr
The Principal ASIC Design Engineer serves as a technical authority for the design of advanced ASICs ... Review and influence architectural partitioning between ASIC, FPGA, software, and RF/analog domains.
We are seeking a highly skilled RF/Analog IC Design Engineer with working knowledge of Machine Learning to join our team in Santa Clara. This role is ideal for candidates with strong hands-on RFIC ...
We are seeking a highly skilled RF/Analog IC Design Engineer with working knowledge of Machine Learning to join our team in Santa Clara. This role is ideal for candidates with strong hands-on RFIC ...
Van Horn, TX · On-site
$230K - $323K/yr
The Principal ASIC Design Engineer serves as a technical authority for the design of advanced ASICs ... Review and influence architectural partitioning between ASIC, FPGA, software, and RF/analog domains.
Van Horn, TX · On-site
$230K - $323K/yr
The Principal ASIC Design Engineer serves as a technical authority for the design of advanced ASICs ... Review and influence architectural partitioning between ASIC, FPGA, software, and RF/analog domains.
All of this is driven by a world-class vertically integrated engineering team spanning RF/Analog ... This is a highly visible role, where you will be at the center of the ASIC design efforts ...
All of this is driven by a world-class vertically integrated engineering team spanning RF/Analog ... This is a highly visible role, where you will be at the center of the ASIC design efforts ...
San Diego, CA · On-site
All of which is driven by a world-class vertically integrated engineering team, spanning RF/Analog ... Experience in ASIC design front end flows - Lint, CDC, STA, LECKnowledge and experience in MAC ...
San Diego, CA · On-site
All of which is driven by a world-class vertically integrated engineering team, spanning RF/Analog ... Experience in ASIC design front end flows - Lint, CDC, STA, LECKnowledge and experience in MAC ...
Van Horn, TX · On-site
$230K - $323K/yr
The Principal ASIC Design Engineer serves as a technical authority for the design of advanced ASICs ... Review and influence architectural partitioning between ASIC, FPGA, software, and RF/analog domains.
Van Horn, TX · On-site
$230K - $323K/yr
The Principal ASIC Design Engineer serves as a technical authority for the design of advanced ASICs ... Review and influence architectural partitioning between ASIC, FPGA, software, and RF/analog domains.
All of this is driven by a world-class vertically integrated engineering team spanning RF/Analog ... This is a highly visible role, where you will be at the center of the ASIC design efforts ...
All of this is driven by a world-class vertically integrated engineering team spanning RF/Analog ... This is a highly visible role, where you will be at the center of the ASIC design efforts ...
$72.5K - $81.3K
1% of jobs
$81.3K - $90.1K
3% of jobs
$90.1K - $99K
5% of jobs
$99K - $107.8K
12% of jobs
$110.3K is the 25th percentile. Wages below this are outliers.
$107.8K - $116.6K
13% of jobs
$116.6K - $125.4K
14% of jobs
The median wage is $126.6K / yr.
$125.4K - $134.2K
16% of jobs
$142.6K is the 75th percentile. Wages above this are outliers.
$134.2K - $143K
12% of jobs
$143K - $151.9K
11% of jobs
$151.9K - $160.7K
11% of jobs
$160.7K - $169.5K
3% of jobs
$72.5K
$130K
$169.5K
| Aspect | Rf Asic Design | RF System Engineer |
|---|---|---|
| Credentials | Bachelor's or Master's in Electrical Engineering, specialized in RF/ASIC design | Bachelor's or Master's in Electrical Engineering, RF or Communications |
| Work Environment | Design labs, CAD tools, simulation environments | Field testing, system integration, lab testing |
| Industry Usage | Semiconductor companies, ASIC design firms | Telecom, wireless, and RF system companies |
Rf Asic Design focuses on creating integrated circuits for RF applications, emphasizing circuit design and simulation. RF System Engineers work on the overall RF system performance, integrating hardware and ensuring system-level functionality. While both roles require RF knowledge, Rf Asic Design is more circuit-centric, whereas RF System Engineering involves broader system integration and testing.
9.6
Based on 5 frontline employees who took The Breakroom Quiz
4th of 186 rated software companies
Sourced by ZipRecruiter
Qualcomm is enabling a world where everyone and everything can be intelligently connected. You interact with products and technologies made possible by Qualcomm every day, including 5G-enabled smartphones that double as pro-level cameras and gaming devices, smarter vehicles and cities, and the technology behind the smart, connected factories that manufactured your latest purchase. Our powerful connectivity solutions keep you connected—even in remote areas. Qualcomm 5G and AI innovations are the power behind the connected intelligent edge. You’ll find our technologies behind and inside the innovations that deliver significant value across multiple industries and to billions of people every day.
Technology, communication and media
10,000+ Employees
San Diego, CA, US
1985