ZipRecruiter

Log In

1

Principal Ip Engineer Jobs (NOW HIRING)

ARM

Principal IP Verification Engineer

Chandler, AZ · Hybrid

$249K - $338K/yr

Reconfigurable IP / Subsystem design * Collaboration "Nice To Have but Highly Desired" Skills and Experience: * Object-oriented programming concepts * ARM-based designs and/or ARM System ...

ARM

Principal IP Verification Engineer

Chandler, AZ · On-site

$249K - $338K/yr

Reconfigurable IP / Subsystem design * Collaboration "Nice To Have but Highly Desired" Skills and Experience: * Object-oriented programming concepts * ARM-based designs and/or ARM System ...

Marvell

IP Release Principal Engineer

Irvine, CA · On-site

What You Can Expect The IP Release Principal Engineer is a senior technical individual contributor within Marvell's IP Subsystem (IPSS) Center of Excellence (COE). This role is the quality gatekeeper ...

Marvell

IP Release Principal Engineer

Santa Clara, CA · On-site

What You Can Expect The IP Release Principal Engineer is a senior technical individual contributor within Marvell's IP Subsystem (IPSS) Center of Excellence (COE). This role is the quality gatekeeper ...

PTC

Industry Principal - Electronics & High-Tech

Role Summary The Industry Principal (IP) is a highly visible, strategic role responsible for ... Experience in product development, engineering, manufacturing, software development, systems ...

IP Infusion US Inc.

Principal Engineer

Santa Clara, CA · On-site

$180K - $220K/yr

About IP Infusion IP Infusion enables disaggregated networking solutions for carriers, service ... a Principal Engineer. * Implement solutions in one or more areas related to Segment Routing MPLS ...

IP Infusion US Inc.

Principal Engineer

Santa Clara, CA

$180K - $220K/yr

About IP Infusion IP Infusion enables disaggregated networking solutions for carriers, service ... a Principal Engineer. * Implement solutions in one or more areas related to Segment Routing MPLS ...

IP Infusion US Inc.

Principal Engineer

Los Altos, CA · On-site

About IP Infusion IP Infusion enables disaggregated networking solutions for carriers, service ... a Principal Engineer. * Implement solutions in one or more areas related to Segment Routing MPLS ...

IP Infusion US Inc.

Principal Engineer

Los Altos, CA · On-site

$180K - $220K/yr

About IP Infusion IP Infusion enables disaggregated networking solutions for carriers, service ... a Principal Engineer. * Implement solutions in one or more areas related to Segment Routing MPLS ...

next page

Showing results 1-20

All JobsTechnology JobsNetworking JobsNetwork Architect JobsPrincipal Ip Engineer Jobs

Principal Ip Engineer information

See salary details

$74K

$147.2K

$212.5K

How much do principal ip engineer jobs pay per year?

As of Sep 11, 2026, the average yearly pay for principal ip engineer in the United States is $147,220.00, according to ZipRecruiter salary data. Most workers in this role earn between $118,500.00 and $173,000.00 per year, depending on experience, location, and employer.

What is the difference between Principal Ip Engineer vs Network Engineer?

AspectPrincipal Ip EngineerNetwork Engineer
CredentialsBachelor's degree in Electrical Engineering, Computer Science, or related field; certifications like CCNP, CCIEBachelor's degree in Computer Science, Information Technology, or related; certifications like CCNA, CompTIA Network+
Work EnvironmentDesigning, developing, and optimizing IP networks; leading technical projectsImplementing, maintaining, and troubleshooting network infrastructure
Industry UsageTelecommunications, large enterprise networks, service providersIT departments, small to medium enterprises, telecoms

The Principal Ip Engineer typically focuses on high-level network design and strategic planning, often leading projects and teams. In contrast, a Network Engineer handles day-to-day network operations, troubleshooting, and implementation. Both roles require strong technical skills and certifications, but the Principal Ip Engineer usually has more experience and a focus on architecture and leadership.

What cities are hiring for Principal Ip Engineer jobs?

Cities with the most Principal Ip Engineer job openings:

What states have the most Principal Ip Engineer jobs?

States with the most job openings for Principal Ip Engineer jobs include:

What are popular job titles related to Principal Ip Engineer jobs?

For Principal Ip Engineer jobs, the most frequently searched job titles are:

Infographic showing various Principal Ip Engineer job openings in the United States as of September 2026, with employment types broken down into 1% Internship, 87% Full Time, 9% Part Time, and 3% Contract. Highlights an 86% Physical, 4% Hybrid, and 10% Remote job distribution, with an average salary of $147,220 per year, or $70.8 per hour.

Principal IP Signoff & Methodology Engineer

San Jose, CA • On-site

Astera Labs
Semiconductor and Electronic Component Manufacturing • 11 - 50 employees
Learn more about Astera Labsexternal

Full-time

Re-posted 14 days ago

Job description

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs' Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company's COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company's custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.
Role Overview
Astera Labs is looking for a Principal IP Signoff & Methodology Engineer to own the readiness, quality, and signoff of internal and external IP blocks before they are released into SoC and system implementation flows. This role sits at the intersection of IP development, physical design, and tapeout execution, with responsibility for ensuring that IP deliverables from both external vendors and internal engineering teams are complete, validated, and integration-ready.
You will drive signoff closure and revision management across key IP handoff views and verification checks, including RTL, SDC, LEF/DEF, netlists, timing, physical verification, and package-aware considerations such as die and bump views. You will also drive configuration management of digital IP and ensure adherence to Astera-defined specifications, configurations, and usage profiles. The right candidate combines strong digital and physical design fundamentals with disciplined execution, debug ownership, and the ability to partner closely across digital, analog, package, CAD, and integration teams.
Key Responsibilities:
IP Release Readiness
  • Own the completeness, consistency, and configuration management of all internal and external IP deliverables, including supported configurations and usage profiles.
  • Own signoff readiness for IP releases, ensuring all required handoff views and collateral are complete, version-controlled, validated, and integration-ready.
  • Review and validate key IP deliverables such as RTL, timing constraints (SDC), synthesized netlists, LEF/DEF, floorplan-related data, and supporting documentation.
  • Define and maintain IP signoff checklists, release criteria, quality gates, and acceptance requirements for reusable IP.
  • Drive alignment between IP providers and SoC or subsystem implementation teams on expected deliverables, quality metrics, and release timelines.

Digital Signoff
  • Run, review, and validate digital signoff checks for IP releases, including timing, logical consistency, and implementation quality.
  • Verify the completeness and correctness of RTL, timing constraints, synthesized netlists, and other digital collateral required for downstream integration.
  • Ensure consistency across RTL, netlist, timing, and physical views prior to IP release.
  • Analyze digital signoff issues, identify root causes, and drive closure in partnership with design, physical design, and CAD teams.

Signoff and Physical Verification
  • Run, review, and debug physical verification signoff for IP and related assembly views, including DRC, LVS, PERC, and other required physical signoff checks.
  • Analyze physical verification results, identify root causes, and drive closure of violations in partnership with design, layout, and CAD teams.
  • Verify consistency across abstract, netlist, physical, and package-related views to support clean downstream integration.
  • Assess signoff readiness not only at the block level but also in the context of top-level integration, die, and bump/package interactions where applicable.

Debug, Integration, and Risk Management
  • Triage digital, physical, analog, and mixed-signal signoff issues and drive structured debug to resolution.
  • Partner with IP design, physical design, CAD, packaging, and integration teams to resolve signoff issues and reduce schedule risk.
  • Track signoff metrics, closure status, release readiness, and risk items, and communicate progress clearly to project stakeholders.
  • Identify recurring failure modes in IP releases and improve methodology, automation, and review practices to increase first-pass success.

Methodology and Continuous Improvement
  • Improve digital and physical signoff flows, checklists, and automation used to qualify IP for release.
  • Standardize release content, naming conventions, validation procedures, and acceptance criteria across multiple IP types.
  • Help define best practices for IP handoff into chip, package, card, and system design environments.
  • Contribute to scalable signoff methodology for increasingly complex, high-performance connectivity and AI infrastructure products.

Basic Qualifications
  • Strong hands-on experience with signoff views and deliverables such as RTL, SDC, LEF/DEF, synthesized netlists, timing reports, and related physical design artifacts.
  • Experience defining signoff metrics, release dashboards, automation, and methodology improvements across multiple programs.

The base salary range is $175,000.00 USD - $230,000.00 USD. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions
We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

Apply