... to layout matching & symmetry, impedance control, and component selection with attention to ... engineers at product concept to properly define characterization/validation setups and product ...
... to layout matching & symmetry, impedance control, and component selection with attention to ... engineers at product concept to properly define characterization/validation setups and product ...
... layout matching & symmetry, impedance control, and component selection with attention to bandwidth, noise, linearity, and repeatability Working with cross-functional engineers at product concept to ...
... layout matching & symmetry, impedance control, and component selection with attention to bandwidth, noise, linearity, and repeatability Working with cross-functional engineers at product concept to ...
Solving layout design issues and applying proactive intervention * Proactively work with design ... Engineering or related program * Comfortable with multiple IC design CAD tools and foundry PDKs
Solving layout design issues and applying proactive intervention * Proactively work with design ... Engineering or related program * Comfortable with multiple IC design CAD tools and foundry PDKs
Principal Engineer, CAD
Tempe, AZ · On-site
$160K - $230K/yr
Principal Engineer, CAD Full-time Regular Professional Tempe, AZ, US About SiTime SiTime is the ... Provide CAD Software & Linux User Support for CMOS Design Engineers & IC Layout Designers * Prepare ...
Principal Engineer, CAD
Tempe, AZ · On-site
$160K - $230K/yr
Principal Engineer, CAD Full-time Regular Professional Tempe, AZ, US About SiTime SiTime is the ... Provide CAD Software & Linux User Support for CMOS Design Engineers & IC Layout Designers * Prepare ...
Principal Engineer, CAD
Tempe, AZ · On-site
$160K - $230K/yr
Principal Engineer, CAD Full-time Regular Professional Tempe, AZ, US 2 days ago Requisition ID ... Provide CAD Software & Linux User Support for CMOS Design Engineers & IC Layout Designers * Prepare ...
Principal Engineer, CAD
Tempe, AZ · On-site
$160K - $230K/yr
Principal Engineer, CAD Full-time Regular Professional Tempe, AZ, US 2 days ago Requisition ID ... Provide CAD Software & Linux User Support for CMOS Design Engineers & IC Layout Designers * Prepare ...
Principal Engineer, CAD
Tempe, AZ · On-site
$160K - $230K/yr
Job Summary The Principal Engineer, CAD will provide CAD Software support for Digital, Analog and ... Provide CAD Software & Linux User Support for CMOS Design Engineers & IC Layout Designers * Prepare ...
Quick apply
Principal Engineer, CAD
Tempe, AZ · On-site
$160K - $230K/yr
Job Summary The Principal Engineer, CAD will provide CAD Software support for Digital, Analog and ... Provide CAD Software & Linux User Support for CMOS Design Engineers & IC Layout Designers * Prepare ...
We are seeking a Sr. Package Layout Engineer to lead the end-to-end physical design of advanced IC packages for next-generation machine learning and data center ASICs. In this role, you will own the ...
New
We are seeking a Sr. Package Layout Engineer to lead the end-to-end physical design of advanced IC packages for next-generation machine learning and data center ASICs. In this role, you will own the ...
New
We are seeking a Sr. Package Layout Engineer to lead the end-to-end physical design of advanced IC packages for next-generation machine learning and data center ASICs. In this role, you will own the ...
New
We are seeking a Sr. Package Layout Engineer to lead the end-to-end physical design of advanced IC packages for next-generation machine learning and data center ASICs. In this role, you will own the ...
New
We are seeking a Sr. Package Layout Engineer to lead the end-to-end physical design of advanced IC packages for next-generation machine learning and data center ASICs. In this role, you will own the ...
New
We are seeking a Sr. Package Layout Engineer to lead the end-to-end physical design of advanced IC packages for next-generation machine learning and data center ASICs. In this role, you will own the ...
New
We are seeking a Sr. Package Layout Engineer to lead the end-to-end physical design of advanced IC packages for next-generation machine learning and data center ASICs. In this role, you will own the ...
New
We are seeking a Sr. Package Layout Engineer to lead the end-to-end physical design of advanced IC packages for next-generation machine learning and data center ASICs. In this role, you will own the ...
New
We are seeking a Sr. Package Layout Engineer to lead the end-to-end physical design of advanced IC packages for next-generation machine learning and data center ASICs. In this role, you will own the ...
New
We are seeking a Sr. Package Layout Engineer to lead the end-to-end physical design of advanced IC packages for next-generation machine learning and data center ASICs. In this role, you will own the ...
New
We are seeking a Sr. Package Layout Engineer to lead the end-to-end physical design of advanced IC packages for next-generation machine learning and data center ASICs. In this role, you will own the ...
We are seeking a Sr. Package Layout Engineer to lead the end-to-end physical design of advanced IC packages for next-generation machine learning and data center ASICs. In this role, you will own the ...
We are seeking a Sr. Package Layout Engineer to lead the end-to-end physical design of advanced IC packages for next-generation machine learning and data center ASICs. In this role, you will own the ...
New
We are seeking a Sr. Package Layout Engineer to lead the end-to-end physical design of advanced IC packages for next-generation machine learning and data center ASICs. In this role, you will own the ...
New
We are seeking a Sr Package Layout Engineer to lead the end-to-end physical design of advanced IC packages for next-generation machine learning and data center ASICs. In this role, you will own the ...
We are seeking a Sr Package Layout Engineer to lead the end-to-end physical design of advanced IC packages for next-generation machine learning and data center ASICs. In this role, you will own the ...
We are seeking a Sr Package Layout Engineer to lead the end-to-end physical design of advanced IC packages for next-generation machine learning and data center ASICs. In this role, you will own the ...
We are seeking a Sr Package Layout Engineer to lead the end-to-end physical design of advanced IC packages for next-generation machine learning and data center ASICs. In this role, you will own the ...
Senior Package Layout Engineer
Chandler, AZ · On-site
$161K - $218K/yr
Developing IC Package Layouts using best-known practices for High Speed Signal and High Power ... layout team's overall efficiency Required Skills and Experience : * An Electrical Engineering ...
Senior Package Layout Engineer
Chandler, AZ · On-site
$161K - $218K/yr
Developing IC Package Layouts using best-known practices for High Speed Signal and High Power ... layout team's overall efficiency Required Skills and Experience : * An Electrical Engineering ...
Senior Package Layout Engineer
Chandler, AZ · On-site
$161K - $218K/yr
Developing IC Package Layouts using best-known practices for High Speed Signal and High Power ... layout team's overall efficiency Required Skills and Experience : * An Electrical Engineering ...
Senior Package Layout Engineer
Chandler, AZ · On-site
$161K - $218K/yr
Developing IC Package Layouts using best-known practices for High Speed Signal and High Power ... layout team's overall efficiency Required Skills and Experience : * An Electrical Engineering ...
Senior Package Layout Engineer
Chandler, AZ · Hybrid
$161K - $218K/yr
Developing IC Package Layouts using best-known practices for High Speed Signal and High Power ... layout team's overall efficiency Required Skills and Experience : * An Electrical Engineering ...
Senior Package Layout Engineer
Chandler, AZ · Hybrid
$161K - $218K/yr
Developing IC Package Layouts using best-known practices for High Speed Signal and High Power ... layout team's overall efficiency Required Skills and Experience : * An Electrical Engineering ...
Analog IC Design Engineer | LP LVL
Tucson, AZ · On-site
$194K/yr
Work with and provide guidance to physical designers and monitors the progress of IC layout ... Work with systems engineers, application engineers and marketing to prepare product briefs ...
Analog IC Design Engineer | LP LVL
Tucson, AZ · On-site
$194K/yr
Work with and provide guidance to physical designers and monitors the progress of IC layout ... Work with systems engineers, application engineers and marketing to prepare product briefs ...
Work with and provide guidance to physical designers and monitors the progress of IC layout ... Work with systems engineers, application engineers and marketing to prepare product briefs ...
Work with and provide guidance to physical designers and monitors the progress of IC layout ... Work with systems engineers, application engineers and marketing to prepare product briefs ...
Principal Ic Layout Engineer information
What cities in Arizona are hiring for Principal Ic Layout Engineer jobs?
Cities in Arizona with the most Principal Ic Layout Engineer job openings:
Principal IC Test Development Engineer
Chandler, AZ • On-site
NXP Semiconductors N.V.
Full-time
Re-posted 11 days ago
Job description
Preferred candidate shall demonstrate experience with:
• Developing complete industrial test plans for high performance mixed-signal integrated circuits on industry standard Automated Test Equipment (ATE)
• Designing custom circuitry on ATE interface boards for testing high-precision, high-speed products, particularly in regard to layout matching & symmetry, impedance control, and component selection with attention to bandwidth, noise, linearity, and repeatability
• Working with cross-functional engineers at product concept to properly define characterization/validation setups and product manufacturability
• Help define Design for Testability (DfT) features/circuits from design concept stage to manufacturability
• Working in a cross functional team environment with Analog & Digital Design, System Definer, Product Engineering, Quality Engineering, and Applications Engineering to deliver products on schedule on budget
• Job includes all administrative aspects of Test Engineering -- customer support, data evaluation, report generation, defining test limits, and mass production support
Preferred candidate profile:
• BSEE or higher (MSEE preferred) and a minimum of 5 years of test development experience on ATE with high performance integrated circuits
• Innovation in test techniques
• Advantest 93K (SmarTest8 preferred) and/or Teradyne UltraFllex tester experience, or capability and willingness to learn these ATE platforms
• Thorough understanding of digital, analog, and mixed-signal device testing, PVT characterization, IC qualification, product launch, and customer RMA support
• Experience with statistical data processing, designs of experiment, test debug and problem solving methodologies, to drive best possible test time & test cost reduction, and yield enhancement
• Working knowledge of, and some experience with IC foundries and offshore assembly & test subcons (OSATs)
• Familiarity of IC fabrication processes and its effect on test performance
• Skill required in reliability, failure analysis, and circuit debug processes
• Ability to work collaboratively with a diverse, global product development team from product concept to high volume production
More information about NXP in the United States...
NXP is an Equal Opportunity/Affirmative Action Employer regardless of age, color, national origin, race, religion, creed, gender, sex, sexual orientation, gender identity and/or expression, marital status, status as a disabled veteran and/or veteran of the Vietnam Era or any other characteristic protected by federal, state or local law. In addition, NXP will provide reasonable accommodations for otherwise qualified disabled individuals.
#LI-6692
• Developing complete industrial test plans for high performance mixed-signal integrated circuits on industry standard Automated Test Equipment (ATE)
• Designing custom circuitry on ATE interface boards for testing high-precision, high-speed products, particularly in regard to layout matching & symmetry, impedance control, and component selection with attention to bandwidth, noise, linearity, and repeatability
• Working with cross-functional engineers at product concept to properly define characterization/validation setups and product manufacturability
• Help define Design for Testability (DfT) features/circuits from design concept stage to manufacturability
• Working in a cross functional team environment with Analog & Digital Design, System Definer, Product Engineering, Quality Engineering, and Applications Engineering to deliver products on schedule on budget
• Job includes all administrative aspects of Test Engineering -- customer support, data evaluation, report generation, defining test limits, and mass production support
Preferred candidate profile:
• BSEE or higher (MSEE preferred) and a minimum of 5 years of test development experience on ATE with high performance integrated circuits
• Innovation in test techniques
• Advantest 93K (SmarTest8 preferred) and/or Teradyne UltraFllex tester experience, or capability and willingness to learn these ATE platforms
• Thorough understanding of digital, analog, and mixed-signal device testing, PVT characterization, IC qualification, product launch, and customer RMA support
• Experience with statistical data processing, designs of experiment, test debug and problem solving methodologies, to drive best possible test time & test cost reduction, and yield enhancement
• Working knowledge of, and some experience with IC foundries and offshore assembly & test subcons (OSATs)
• Familiarity of IC fabrication processes and its effect on test performance
• Skill required in reliability, failure analysis, and circuit debug processes
• Ability to work collaboratively with a diverse, global product development team from product concept to high volume production
More information about NXP in the United States...
NXP is an Equal Opportunity/Affirmative Action Employer regardless of age, color, national origin, race, religion, creed, gender, sex, sexual orientation, gender identity and/or expression, marital status, status as a disabled veteran and/or veteran of the Vietnam Era or any other characteristic protected by federal, state or local law. In addition, NXP will provide reasonable accommodations for otherwise qualified disabled individuals.
#LI-6692