ZipRecruiter

Log In

1

Lvs Drc Pdk Jobs (NOW HIRING)

Nvidia Corporation

Senior PDK Engineer

Santa Clara, CA · On-site

$126K - $164K/yr

We are looking for someone with experience in DRC/LVS, HSPICE, RC extraction, and EM analysis ... Align the PDK development schedule with foundries * Download the PDK and perform incoming checks

Quest Global

PDK Developer

Santa Clara, CA · On-site

$150K - $200K/yr

We are seeking a skilled PDK Developer to create and maintain Process Design Kits (PDKs) for ... Generate GDSII tech files, Pcells, and DRC/LVS rule decks compatible with IC6.1.8+ and Virtuoso ...

skywater

CAD Engineer - Staff (PDK)

Minneapolis, MN · On-site +1

Major Area of Accountability: • Development and release of PDK Design Rule checks using industry ... DRC, ERC, LVS/PEX) and DFM tooling. • Experience in IC layout in Virtuoso or Allegro package ...

Apple

RFIC Layout Engineer

Austin, TX

$163K - $290K/yr

You will diagnose sophisticated verification (DRC/LVS) and PDK issues using Cadence and Calibre. Collaboration with engineering design and layout teams will be meaningful to understand design ...

Apple

RFIC Layout Engineer

Austin, TX

$115K - $203K/yr

You will diagnose sophisticated verification (DRC/LVS) and PDK issues using Cadence and Calibre. Collaboration with engineering design and layout teams will be meaningful to understand design ...

Apple

RFIC Layout Engineer

Austin, TX

$115K - $203K/yr

You will diagnose sophisticated verification (DRC/LVS) and PDK issues using Cadence and Calibre. Collaboration with engineering design and layout teams will be meaningful to understand design ...

Apple

RFIC Layout Engineer

Austin, TX

$163K - $290K/yr

You will diagnose sophisticated verification (DRC/LVS) and PDK issues using Cadence and Calibre. Collaboration with engineering design and layout teams will be meaningful to understand design ...

Apple

RFIC Layout Engineer

Austin, TX · On-site

$115K - $203K/yr

You will diagnose sophisticated verification (DRC/LVS) and PDK issues using Cadence and Calibre. Collaboration with engineering design and layout teams will be meaningful to understand design ...

Apple

RFIC Layout Engineer

Austin, TX

$163K - $290K/yr

You will diagnose sophisticated verification (DRC/LVS) and PDK issues using Cadence and Calibre. Collaboration with engineering design and layout teams will be meaningful to understand design ...

next page

Showing results 1-20

All JobsLvs Drc Pdk Jobs

Lvs Drc Pdk information

See salary details

$36.5K

$90.8K

$147.5K

How much do lvs drc pdk jobs pay per year?

As of Jun 16, 2026, the average yearly pay for lvs drc pdk in the United States is $90,761.00, according to ZipRecruiter salary data. Most workers in this role earn between $68,000.00 and $113,500.00 per year, depending on experience, location, and employer.

What is the difference between Lvs Drc Pdk vs Data Analyst?

AspectLvs Drc PdkData Analyst
Required CredentialsTechnical certifications, industry-specific trainingBachelor's degree in data science, statistics, or related field
Work EnvironmentManufacturing, logistics, or supply chain settingsOffice-based, corporate, or consulting environments
Employer & Industry UsageUsed in logistics, manufacturing, and quality controlUsed across finance, marketing, healthcare, and business sectors

While Lvs Drc Pdk professionals focus on logistics, inventory, and supply chain processes, Data Analysts interpret data to support business decisions across various industries. Both roles require analytical skills, but their work environments and industry applications differ significantly.

What is an LVS DRC PDK engineer?

An LVS DRC PDK engineer is a specialist in semiconductor design who ensures that integrated circuit (IC) layouts comply with design and manufacturing rules. 'LVS' stands for Layout Versus Schematic, which checks if an IC's physical layout matches its schematic design. 'DRC' means Design Rule Check, a process to verify that the physical layout adheres to manufacturing constraints. 'PDK' refers to Process Design Kit, a collection of files and data that define the fabrication process for a specific technology node. These engineers play a crucial role in making sure chips are manufacturable and function as intended.

What are the key skills and qualifications needed to thrive as an LVS DRC PDK Engineer, and why are they important?

To thrive as an LVS DRC PDK Engineer, you need a strong background in semiconductor design, knowledge of layout versus schematic (LVS) and design rule checking (DRC), and familiarity with process design kits (PDKs), typically with a degree in electrical or electronics engineering. Proficiency with EDA tools such as Cadence Virtuoso, Mentor Calibre, or Synopsys IC Validator, as well as experience working with foundry PDKs, is essential. Attention to detail, strong analytical thinking, and effective communication are crucial soft skills for interpreting verification results and collaborating with design teams. These skills and qualifications are vital to ensure accurate, manufacturable chip designs and efficient workflows in the semiconductor industry.

What are some typical challenges faced by professionals working in LVS, DRC, and PDK roles within semiconductor design?

Professionals in LVS (Layout Versus Schematic), DRC (Design Rule Checking), and PDK (Process Design Kit) roles often encounter challenges such as keeping up with rapidly evolving process nodes and technology requirements. Ensuring accurate verification while managing tight project deadlines and large, complex designs is common. Collaboration with design engineers and foundry partners is essential for resolving issues and updating PDKs. Attention to detail and strong problem-solving skills are crucial for success, as even minor errors can significantly impact manufacturing outcomes.
Senior PDK Engineer

Senior PDK Engineer

Nvidia Corporation

Santa Clara, CA • On-site

$126K - $164K/yr

Full-time

Posted 24 days ago

Job description

NVIDIA is seeking a highly motivated and talented PDK Engineer to join the Advanced Technologies Group. In this role, you will align the PDK development plan with foundry partners based on NVIDIA's test chip and product tapeout schedules. You will be responsible for downloading PDK, performing incoming checks, and managing versions for the CAD and design teams. In addition, you will be responsible for enabling new PDKs and resolving PDK-related issues in collaboration with foundry partners.
The successful candidate will have a strong electrical engineering background with an in-depth understanding of circuits, layouts, and VLSI design. We are looking for someone with experience in DRC/LVS, HSPICE, RC extraction, and EM analysis. Experience in both analog and digital IP design is preferred. This role involves a combination of engineering and support responsibilities; therefore, the candidate should possess strong interpersonal and communication skills.
What you'll be doing:
  • Align the PDK development schedule with foundries
  • Download the PDK and perform incoming checks
  • Manage PDK versions between the foundry and NVIDIA design/tapeout teams
  • Serve as the primary communication channel between NVIDIA and foundry PDK teams for all PDK-related issues and new requests
  • Work with CAD tool vendors to identify and resolve bugs and enable new tool features

What we need to see:
  • B.S. (or equivalent experience) in Electrical Engineering with 10 years of experience or a M.S. in Electrical Engineering with 7 years of experience.
  • Understanding of PDK structure and PDK development processes
  • Understanding basic fab process, mask generation, testing and qualification.
  • Background of mosfet device behavior, CMOS layout, and VLSI design.
  • Great interpersonal skills
  • Passionate about providing excellent support for end-users

NVIDIA has some of the most forward-thinking and hardworking people in the world working for us and, due to unprecedented growth, our exclusive engineering teams are rapidly growing. If you're a creative and autonomous engineer with a real passion for technology, we want to hear from you.
#LI-Hybrid
Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5.
You will also be eligible for equity and benefits.
Applications for this job will be accepted at least until May 24, 2026.
This posting is for an existing vacancy.
NVIDIA uses AI tools in its recruiting processes.
NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.
Nvidia logo

About Nvidia

Sourced by ZipRecruiter

NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It's a unique legacy of innovation that's fueled by great technology--and amazing people. Today, we're tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what's never been done before takes vision, innovation, and the world's best talent.

Industry

Computer and electronic product manufacturing

Company size

10,000+ Employees

Headquarters location

Santa Clara, CA, US

Year founded

1993

View All Nvidia Jobs

Apply