1

Layout Engineer Jobs in Tempe, AZ (NOW HIRING)

Partner with PCB layout engineers to optimize signal integrity, power integrity, timing, and manufacturability. * Develop and review technical documentation including architecture documents ...

Work closely with PCB layout engineers to drive floorplanning, placement, stack-up direction, layout review, and physical implementation quality for dense, high-performance embedded designs.

Showing results 41-60

Layout Engineer information

See Tempe, AZ salary details

$43.8K

$117.6K

$180.5K

How much do layout engineer jobs pay per year?

As of Sep 11, 2026, the average yearly pay for layout engineer in Tempe, AZ is $117,605.00, according to ZipRecruiter salary data. Most workers in this role earn between $87,600.00 and $140,100.00 per year, depending on experience, location, and employer.

What is a layout engineer?

Layout engineers are professionals who design and create the physical layout of integrated circuits (ICs) and electronic components on semiconductor chips. They translate circuit schematics into precise geometric representations that can be manufactured on silicon wafers, ensuring that the layout meets design specifications for performance, reliability, and manufacturability. Layout engineers work closely with circuit designers and use specialized software tools to optimize the placement and routing of components. Their work is essential for producing functional, efficient, and cost-effective microchips used in various electronic devices.

What are the key skills and qualifications needed to thrive as a layout engineer?

To thrive as a Layout Engineer, you need a solid background in electrical engineering or a related field, along with expertise in CMOS technology and semiconductor design principles. Proficiency with EDA tools such as Cadence Virtuoso, Mentor Graphics, and knowledge of DRC/LVS checks is typically required. Attention to detail, problem-solving abilities, and effective collaboration skills help distinguish top performers in this role. These competencies ensure accurate and efficient circuit layouts, which are critical for the performance and manufacturability of microelectronic devices.

What are some common challenges faced by layout engineers when collaborating with design and verification teams?

Layout Engineers often work closely with design and verification teams to ensure that integrated circuit layouts meet design specifications and manufacturability requirements. A common challenge is balancing the need for optimal performance with physical constraints like area, power, and routing limitations. Effective communication and iterative feedback are crucial, as changes in one team's work can impact another's. Staying organized and being proactive in addressing design rule violations or timing issues can help facilitate smoother collaboration and project success.

What is the difference between Layout Engineer vs PCB Design Engineer?

AspectLayout EngineerPCB Design Engineer
Required CredentialsBachelor's in Electrical, Electronics, or related fields; certifications like IPC Designer Certification are commonBachelor's in Electrical Engineering or PCB Design; certifications like IPC Designer Certification are common
Work EnvironmentElectronics manufacturing, semiconductor, or integrated circuit companies; design labsElectronics manufacturing, consumer electronics, or aerospace industries; design offices
Employer & Industry UsageUsed in integrated circuit and chip design companiesUsed in PCB manufacturing and electronics product companies

While both roles involve electronic design, a Layout Engineer focuses on physical placement and routing of integrated circuits or chips, whereas a PCB Design Engineer specializes in designing printed circuit boards for electronic devices. Both roles require similar certifications and often work in related industries, but their specific focus areas differ significantly.

What are popular job titles related to Layout Engineer jobs in Tempe, AZ?

For Layout Engineer jobs in Tempe, AZ, the most frequently searched job titles are:

What job categories do people searching Layout Engineer jobs in Tempe, AZ look for?

The top searched job categories for Layout Engineer jobs in Tempe, AZ are:

What cities near Tempe, AZ are hiring for Layout Engineer jobs?

Cities near Tempe, AZ with the most Layout Engineer job openings:

Infographic showing various Layout Engineer job openings in Tempe, AZ as of August 2026, with employment types broken down into 84% Full Time, and 16% Contract. Highlights an 93% In-person, and 7% Remote job distribution, with an average salary of $115,746 per year, or $55.6 per hour.

Package Layout Design Engineer , Annapurna Labs - AI Silicon Packaging

Tempe, AZ

$132K/yr

Full-time

Medical, Dental, Vision, Life, Retirement, PTO

Posted yesterday

New


Job description

Annapurna Labs (our organization within AWS) designs silicon and software that accelerates innovation. Customers choose us to create cloud solutions that solve challenges that were unimaginable a short time ago—even yesterday. Our custom chips, accelerators, and software stacks enable us to take on technical challenges that have never been seen before, and deliver results that help our customers change the world.

We are seeking a Package Layout Design Engineer to join our hardware team and contribute to the physical design of advanced IC packages for next-generation machine learning and data center ASICs.
In this role, you will execute package layout tasks from floor planning through tape out and manufacturing release, working closely with senior engineers, SI/PI, thermal, and manufacturing teams to deliver production-ready designs that meet performance, density, and reliability targets.

Key job responsibilities

  • Execute package layout tasks across the design cycle: die floor planning, bump/pad assignment, RDL routing, substrate design, verification, and tape out release.
  • Implement physical designs for advanced packaging architectures including 2.5D interposer, 3D-IC, fan-out wafer-level packaging, and silicon bridge technologies (e.g., CoWoS, EMIB, or similar).
  • Support package floorplan development considering die placement, bump maps, power/ground distribution, signal escape routing, and decoupling capacitor placement.
  • Perform RDL and substrate routing for high-density interconnects including microbumps, C4 bumps, TSVs, microvias, and PTH vias across multi-layer organic substrates or silicon interposers.
  • Support die-level RDL routing and bump planning in coordination with ASIC physical design teams to help co-optimize the die-package interface.
  • Contribute to cross-level layout co-optimization across die RDL, interposer/substrate, and PCB levels under guidance from senior engineers.
  • Assist in maintaining package stack-up definitions in collaboration with SI/PI and materials engineering teams.
  • Run physical verification checks (DRC, connectivity, shorts/opens) and support design closure.
  • Follow and help refine package design rules and guidelines, working with OSAT partners and foundries to ensure DFM compliance.
  • Collaborate with SI/PI engineers to incorporate electrical constraints into the physical layout — impedance-controlled routing, power plane optimization, and critical net shielding.

BASIC QUALIFICATIONS

  • Bachelor's degree in Electrical Engineering or a related field
  • 5+ years of experience in IC package layout and physical design
  • Experience executing package designs from concept through tape out for multi-layer organic substrates or silicon interposers
  • Hands-on experience with package layout tools such as Cadence APD/SiP, Synopsys IC Packaging, Mentor Xpedition, or equivalent
  • Understanding of advanced packaging technologies: 2.5D/3D-IC, fan-out WLP, RDL, TSV, microbump, or silicon bridge interconnects
  • Working knowledge of package design rules, DFM constraints, and physical verification methodologies (DRC, connectivity checks)
  • Experience with bump map and ball map definition, escape routing strategies, and power/ground plane design
  • Good communication skills with the ability to work effectively across design, SI/PI, and manufacturing teams

PREFERRED QUALIFICATIONS

  • Experience with formal verification techniques including abstraction and end-to-end checking
  • MS with 3+ years in IC package layout and physical design
  • Familiarity with substrate and interposer manufacturing processes, material properties, and their impact on design decisions
  • Exposure to chiplet-based or heterogeneous integration packaging architectures
  • Familiarity with package-level SI/PI concepts (impedance control, PDN layout, crosstalk-aware routing) sufficient to collaborate with SI/PI engineers
  • Experience developing automation scripts (Python, TCL, Skill, Ravel) for layout tasks or design rule checks
  • Exposure to working with OSAT partners on NPI builds or yield improvement efforts
  • Familiarity with high-bandwidth memory (HBM) integration in advanced packaging contexts

Amazon is an equal opportunity employer and does not discriminate on the basis of protected veteran status, disability, or other legally protected status.

Los Angeles County applicants: Job duties for this position include: work safely and cooperatively with other employees, supervisors, and staff; adhere to standards of excellence despite stressful conditions; communicate effectively and respectfully with employees, supervisors, and staff to ensure exceptional customer service; and follow all federal, state, and local laws and Company policies. Criminal history may have a direct, adverse, and negative relationship with some of the material job duties of this position.

These include the duties and responsibilities listed above, as well as the abilities to adhere to company policies, exercise sound judgment, effectively manage stress and work safely and respectfully with others, exhibit trustworthiness and professionalism, and safeguard business operations and the Company's reputation. Pursuant to the Los Angeles County Fair Chance Ordinance, we will consider for employment qualified applicants with arrest and conviction records.

Our inclusive culture empowers Amazonians to deliver the best results for our customers. If you have a disability and need a workplace accommodation or adjustment during the application and hiring process, including support for the interview or onboarding process, please visit for more information. If the country/region you're applying in isn't listed, please contact your Recruiting Partner.

The base salary range for this position is listed below. Your Amazon package will include sign-on payments and restricted stock units (RSUs). Final compensation will be determined based on factors including experience, qualifications, and location. Amazon also offers comprehensive benefits including health insurance (medical, dental, vision, prescription, Basic Life & AD&D insurance and option for Supplemental life plans, EAP, Mental Health Support, Medical Advice Line, Flexible Spending Accounts, Adoption and Surrogacy Reimbursement coverage), 401(k) matching, paid time off, and parental leave. Learn more about our benefits at .

USA, AZ, Tempe - 136,000.00 - 184,000.00 USD annually
USA, CA, Cupertino - 157,300.00 - 212,800.00 USD annually
USA, TX, Austin - 136,000.00 - 184,000.00 USD annually