ZipRecruiter

Log In

1

Junior Rtl Design Engineer Jobs in Dulles, VA (NOW HIRING)

3B Staffing LLC

FPGA/ASIC Design Engineer

Reston, VA · On-site

$128K - $176K/yr

Derive engineering specifications from system requirements and develop detailed architecture Execute design (RTL AND/OR HLS (C++ to RTL)) and RTL quality (RDC, CDC, Formal, Lint) Generate test plans ...

3B Staffing LLC

FPGA/ASIC Design Engineer

Reston, VA · On-site

$128K - $176K/yr

Derive engineering specifications from system requirements and develop detailed architecture Execute design (RTL AND/OR HLS (C++ to RTL)) and RTL quality (RDC, CDC, Formal, Lint) Generate test plans ...

Trident Systems Inc.

Principal FPGA Engineer

Fairfax, VA · On-site

$116 - $216/hr

The ideal candidate brings deep expertise in RTL design, timing closure, simulation, and system ... Mentor junior engineers: provide training, guidance, and support as needed * Ability to support ...

Trident Systems LLC

Principal FPGA Engineer

Fairfax, VA · On-site

$142K - $174K/yr

The ideal candidate brings deep expertise in RTL design, timing closure, simulation, and system ... Mentor junior engineers: provide training, guidance, and support as needed * Ability to support ...

Trident Systems LLC

Principal FPGA Engineer

Fairfax, VA · On-site

$116K - $216K/yr

The ideal candidate brings deep expertise in RTL design, timing closure, simulation, and system ... Mentor junior engineers: provide training, guidance, and support as needed * Ability to support ...

Curtiss-Wright

Principal FPGA Engineer

Ashburn, VA · On-site

$144K - $192K/yr

You will also mentor junior engineers and provide technical guidance across projects. You will ... Strong understanding of FPGA design flow, including RTL design (System Verilog, Verilog, or VHDL ...

Curtiss-Wright

Principal FPGA Engineer

Ashburn, VA

$144K - $192K/yr

You will also mentor junior engineers and provide technical guidance across projects. You will ... Strong understanding of FPGA design flow, including RTL design (System Verilog, Verilog, or VHDL ...

next page

Showing results 1-20

All JobsRtl Design Engineer JobsJunior Rtl Design Engineer JobsJunior Rtl Design Engineer Jobs in Dulles, VA

Junior Rtl Design Engineer information

See Dulles, VA salary details

$33.2K

$71.1K

$108.4K

How much do junior rtl design engineer jobs pay per year?

As of Sep 5, 2026, the average yearly pay for junior rtl design engineer in Dulles, VA is $71,068.00, according to ZipRecruiter salary data. Most workers in this role earn between $48,000.00 and $79,200.00 per year, depending on experience, location, and employer.

What is a junior RTL design engineer?

Junior RTL Design Engineers are entry-level professionals who work on designing and verifying the Register Transfer Level (RTL) logic for digital integrated circuits. They typically use hardware description languages like Verilog or VHDL to describe and simulate the functionality of hardware blocks according to specifications. Their responsibilities often include coding, simulation, debugging, and collaborating with senior engineers to ensure the design meets performance and functional requirements. This role is crucial in the process of creating chips and digital systems used in various electronic devices.

What are the key skills and qualifications needed to thrive as a junior RTL design engineer?

To thrive as a Junior RTL Design Engineer, a solid background in digital logic design, hardware description languages (such as Verilog or VHDL), and a relevant engineering degree are essential. Experience with simulation and synthesis tools (like ModelSim, Synopsys, or Xilinx Vivado) and a basic understanding of ASIC or FPGA flows are typically required. Strong analytical thinking, attention to detail, and effective teamwork skills help individuals excel in translating specifications into efficient hardware designs. These skills ensure accurate, reliable, and high-performance digital circuit development, which is crucial for meeting project goals and industry standards.

What are some common challenges faced by junior RTL design engineers when transitioning from academic projects to industry roles?

Junior RTL Design Engineers often find the transition from academic projects to industry roles challenging due to the increased complexity and scale of commercial designs. In industry, there is a strong emphasis on meeting strict timing, power, and area requirements, as well as adhering to rigorous verification and documentation standards. Collaboration with verification, physical design, and software teams is essential, and juniors may need to quickly adapt to using industry-standard EDA tools and workflows. Gaining proficiency in debugging and understanding legacy codebases are also typical hurdles. However, most teams provide mentorship and structured onboarding to help new engineers succeed.

What is the difference between Junior Rtl Design Engineer vs Digital Design Engineer?

AspectJunior Rtl Design EngineerDigital Design Engineer
Required CredentialsBachelor's in Electrical Engineering or related field; some certificationsBachelor's or higher in Electrical/Electronic Engineering; certifications vary
Work EnvironmentDesign teams in semiconductor or electronics companiesDesign and development teams in similar industries
Employer & Industry UsageCommonly employed in chip design, FPGA, ASIC developmentUsed in digital circuit and system design across industries

Both roles involve digital circuit design, but Junior Rtl Design Engineers focus more on RTL coding and verification, while Digital Design Engineers may handle broader digital system development. The roles often overlap in skills and work environment, with the main difference being scope and experience level.

What cities near Dulles, VA are hiring for Junior Rtl Design Engineer jobs?

Cities near Dulles, VA with the most Junior Rtl Design Engineer job openings:

Junior Rtl Design Engineer jobs near you
Infographic showing various Junior Rtl Design Engineer job openings in Dulles, VA as of June 2026, with employment types broken down into 70% Full Time, 6% Part Time, and 24% Contract. Highlights an 85% In-person, and 15% Remote job distribution, with an average salary of $71,068 per year, or $34.2 per hour.

FPGA/ASIC Design Engineer

3B Staffing LLC

Reston, VA • On-site

$128K - $176K/yr

Full-time

Re-posted 16 days ago

Job description

Job Category:

Technicall/Professional

Job Description:

Reporting to the Manager, Engineering (ASIC/FPGA), the Design Engineer will be part of the key ASIC/FPGA design team, responsible for the delivery of FPGA/ASICs for high-speed crypto applications. S/he will architect, implement high speed crypto architectures, on ASICs/Xilinx Zynq/MPSOC class FPGAs, with hands on design/debug with Ethernet, TCP/IP protocols.

L3Harris has state-of-the-art EDA flows/methodologies including Synopsys DC/Primetime/Synplify, Xilinx/Intel/Microchip EDA with HLS, Mentor EDA Family suite : Questa, VIPs, UVM framework, Clock Domain Crossing (CDC), Reset Domain Crossing (RDC), Questa Lint, and Catapult (HLS).

This is a key, high impact role in the organization to ensure robust quality and delivery of communication products for National Security.

Skills/Experience:

Bachelors Degree in Electrical Engineering or equivalent degree, and minimum 4 years of prior relevant experience (or Masters Degree plus 2 years of prior relevant experience) developing, implementing, and verification of high-performance communications/networking ASIC/FPGA products.

Possess an active SECRET Clearance

Experience mapping algorithms and standards (Ethernet, TCP/IP, AXI) to hardware and architecture/system design tradeoffs.

Proficient in VHDL design process and FPGA flow

Knowledge of Ethernet, TCP/IP protocols

Strong logic/board debug, and analytical skills.

Excellent written, verbal, and presentation skills.

A PLUS for prior experience with:
High Level Synthesis (HLS) with Vivado,
Embedded SW C++ (OOP) and System Verilog Assertions (SVA)
Knowledge of high-speed protocols (PCIe, TCP/IP, Ethernet)

VHDL Experience is required for all candidates to be considered.

  • Looking for mid-senior level folks
  • Proficient in VHDL >5 yrs, Xilinx FPGA design EDA- Vivado
  • Must have done hands on multiple complex designs arch/design/verification/Synthesis/STA
  • Big Plus
    • Working with Ethernet protocol (not just instantiating the IP) Is a big plus.
    • Mentor EDA CDC/Lint/AC/RDC

Required Skills:

Derive engineering specifications from system requirements and develop detailed architecture

Execute design (RTL AND/OR HLS (C++ to RTL)) and RTL quality (RDC, CDC, Formal, Lint)

Generate test plans

Perform module level verification, synthesis/STA, Lab debug, SW driven validation on Linux based SOC evaluation boards

Silicon/FPGA bring up, characterization and production ramp/support/collateral

Desired Skills:

Prior experience in Aerospace / Defense

Experience in C++ (OOP)

Experience in Xilinx MPSOC design with writing/debugging with SDKs, BSPs on bare metal/PetaLinux OS.

Experience with High level synthesis (Xilinx Vivado HLS, AND/OR Mentor Calypto).

Experience with Universal Verification Mythology (UVM)

Experience with project leadership and EVM

Degree Requirements:

Bachelors Degree in Electrical Engineering or equivalent degree, and minimum 4 years of prior relevant experience (or Masters Degree plus 2 years of prior relevant experience) developing, implementing, and verification of high-performance communications/networking ASIC/FPGA products.

MUST HAVE AN ACTIVE SECRET

Apply