1

Internship Rtl Verification Jobs in Texas (NOW HIRING)

Position requires knowledge gained via completion of a university-level course, internship or ... RTL debugging utilizing waveforms and source code browsing; and 8. Code and Functional Coverage ...

Position requires knowledge gained via completion of a university-level course, internship or ... RTL debugging utilizing waveforms and source code browsing; and 8. Code and Functional Coverage ...

In this role, you will collaborate with architects, RTL developers, and physical design teams to ... internship experiences and or schoolwork/classes/research. Minimum Qualifications: * Bachelor ...

CPU Verification Engineer

Austin, TX · On-site

$106 - $200/hr

In this role, you will collaborate with architects, RTL developers, and physical design teams to ... experience, internship experiences and or schoolwork/classes/research.Minimum Qualifications:

CPU Verification Engineer

Austin, TX · On-site

$105K - $200K/yr

In this role, you will collaborate with architects, RTL developers, and physical design teams to ... internship experiences and or schoolwork/classes/research. Minimum Qualifications: * Bachelor ...

CPU Design Verification Engineer

Austin, TX

$134K - $164K/yr

... RTL designers on verifying the functional correctness of the design • Develop test plans and test ... Internships or other academic project experience in hardware verification and/or design Academic ...

CPU Design Verification Engineer

Austin, TX · On-site

$134K - $164K/yr

... RTL designers on verifying the functional correctness of the design • Develop test plans and test ... Internships or other academic project experience in hardware verification and/or design Academic ...

CPU Design Verification Engineer

Austin, TX · On-site

$134K - $164K/yr

... RTL designers on verifying the functional correctness of the design • Develop test plans and test ... Internships or other academic project experience in hardware verification and/or design Academic ...

CPU Design Verification Engineer

Austin, TX

$134K - $164K/yr

... RTL designers on verifying the functional correctness of the design • Develop test plans and test ... Internships or other academic project experience in hardware verification and/or design Academic ...

Reviews the verification plan and implementation to ensure design features are verified correctly ... internship experience. Benefits at Intel Our total rewards package goes above and beyond just a ...

Review verification plans to ensure design features are correctly validated and resolve failing RTL ... internship experiences. Minimum Qualifications: Bachelor's degree in electrical engineering ...

CPU RTL Design Engineer

Austin, TX · On-site

$141K - $269K/yr

Review verification plans to ensure design features are correctly validated and resolve failing RTL ... internship experiences. Minimum Qualifications: Bachelor's degree in electrical engineering ...

Digital Design

Austin, TX · On-site

$119K/yr

Position requires knowledge gained via completion of a graduate-level course, thesis, internship or ... Functional Verification; 4. Computer Architecture, 5. Synopsis Design Vision, 6. RTL Design, 7. ...

Digital Design

Austin, TX · On-site

$119K/yr

Position requires knowledge gained via completion of a graduate-level course, thesis, internship or ... Functional Verification; 4. Computer Architecture, 5. Synopsis Design Vision, 6. RTL Design, 7. ...

next page

Showing results 1-20

Digital Verification

Austin, TX • On-site

$121K/yr

Full-time

Posted 12 days ago


Job description

Job Description:

Duties: Performs semiconductor design engineering duties including design, development, and testing for firm products and devices in conjunction with product development for the electronic communications industry. Define and write IP verification plans based on requirements documents (industry standards, product requirements, IP architecture and IP implementation specifications). Write System Verilog (UVM) monitors, drivers, response checkers and System Verilog Assertion (SVA) cover properties to match the verification plans. Developing and maintaining portions of a verification environment including scripts and Make files. Debug failing test cases to determine source of failure and track resolution. Collect code and functional coverage results from random simulations, and analyzing uncovered events to determine additional test scenarios needed for coverage. Perform assertion-based formal verification of blocks and IPs to ensure they meet requirements

Qualifications:

Master's degree in Electrical and Computer Engineering, Electronics Engineering, foreign equivalent or related field.

Required skills:

Position requires knowledge gained via completion of a university-level course, internship or related occupation involving:

1. Programming Languages C/Python;

2. Verilog and System Verilog;

3. Verification skills utilizing UVM (Universal Verification Methodology);

4. Computer Architecture;

5. Digital Design with FGPA;

6. VLSI System Design;

7. Verilog RTL debugging utilizing waveforms and source code browsing; and

8. Code and Functional Coverage generation and closure.

Salary: $121000 per year.

More information about NXP in the United States...

NXP is an Equal Opportunity/Affirmative Action Employer regardless of age, color, national origin, race, religion, creed, gender, sex, sexual orientation, gender identity and/or expression, marital status, status as a disabled veteran and/or veteran of the Vietnam Era or any other characteristic protected by federal, state or local law. In addition, NXP will provide reasonable accommodations for otherwise qualified disabled individuals.

#LI-6aa0