At Intel, DTP is one of the key pillars enabling Intel to deliver winning products in the ... PhD with 1-2 years of professional experience gained through either internships or full-time ...
At Intel, DTP is one of the key pillars enabling Intel to deliver winning products in the ... PhD with 1-2 years of professional experience gained through either internships or full-time ...
At Intel, DTP is one of the key pillars enabling Intel to deliver winning products in the ... PhD with 1-2 years of professional experience gained through either internships or full-time ...
At Intel, DTP is one of the key pillars enabling Intel to deliver winning products in the ... PhD with 1-2 years of professional experience gained through either internships or full-time ...
At Intel, DTP is one of the key pillars enabling Intel to deliver winning products in the ... PhD with 1-2 years of professional experience gained through either internships or full-time ...
At Intel, DTP is one of the key pillars enabling Intel to deliver winning products in the ... PhD with 1-2 years of professional experience gained through either internships or full-time ...
At Intel, DTP is one of the key pillars enabling Intel to deliver winning products in the ... PhD with 1-2 years of professional experience gained through either internships or full-time ...
At Intel, DTP is one of the key pillars enabling Intel to deliver winning products in the ... PhD with 1-2 years of professional experience gained through either internships or full-time ...
Sr. EDA Tools Engineer - PERC ESD
Hillsboro, OR · On-site
$118K - $160K/yr
At Intel, DTP is one of the key pillars enabling Intel to deliver winning products in the ... and/or internship experiences Minimum Qualification * Master's degree or PhD in Electrical ...
Sr. EDA Tools Engineer - PERC ESD
Hillsboro, OR · On-site
$118K - $160K/yr
At Intel, DTP is one of the key pillars enabling Intel to deliver winning products in the ... and/or internship experiences Minimum Qualification * Master's degree or PhD in Electrical ...
At Intel, DTP is one of the key pillars enabling Intel to deliver winning products in the ... PhD with 1-2 years of professional experience gained through either internships or full-time ...
At Intel, DTP is one of the key pillars enabling Intel to deliver winning products in the ... PhD with 1-2 years of professional experience gained through either internships or full-time ...
Sr. EDA Tools Engineer - PERC ESD
$118K - $160K/yr
At Intel, DTP is one of the key pillars enabling Intel to deliver winning products in the ... and/or internship experiences Minimum Qualification * Master's degree or PhD in Electrical ...
Sr. EDA Tools Engineer - PERC ESD
$118K - $160K/yr
At Intel, DTP is one of the key pillars enabling Intel to deliver winning products in the ... and/or internship experiences Minimum Qualification * Master's degree or PhD in Electrical ...
Senior Transportation/Transportation Engineer; Multimodal/Highway Operations
Washington, DC · On-site
$113K - $124K/yr
SUMMARY The Department of Transportation Planning (DTP) of the Metropolitan Washington Council of ... interns, and/or oversight of consultants to ensure the quality and timeliness of deliverables.
Senior Transportation/Transportation Engineer; Multimodal/Highway Operations
Washington, DC · On-site
$113K - $124K/yr
SUMMARY The Department of Transportation Planning (DTP) of the Metropolitan Washington Council of ... interns, and/or oversight of consultants to ensure the quality and timeliness of deliverables.
Senior Transportation/Transportation Engineer; Multimodal/Highway Operations
Washington, DC · On-site
$85K - $113K/yr
SUMMARY The Department of Transportation Planning (DTP) of the Metropolitan Washington Council of ... interns, and/or oversight of consultants to ensure the quality and timeliness of deliverables.
Quick apply
Senior Transportation/Transportation Engineer; Multimodal/Highway Operations
Washington, DC · On-site
$85K - $113K/yr
SUMMARY The Department of Transportation Planning (DTP) of the Metropolitan Washington Council of ... interns, and/or oversight of consultants to ensure the quality and timeliness of deliverables.
Senior Transportation/Transportation Engineer; Multimodal/Highway Operations
Washington, DC · On-site
$85K - $113K/yr
Description SUMMARY The Department of Transportation Planning (DTP) of the Metropolitan Washington ... interns, and/or oversight of consultants to ensure the quality and timeliness of deliverables.
Senior Transportation/Transportation Engineer; Multimodal/Highway Operations
Washington, DC · On-site
$85K - $113K/yr
Description SUMMARY The Department of Transportation Planning (DTP) of the Metropolitan Washington ... interns, and/or oversight of consultants to ensure the quality and timeliness of deliverables.
... DTP, and CAD to define and continuously enhance DFM rules that accelerate yield improvement and ... experience, internship experience and / or schoolwork/classes/research. The preferred ...
... DTP, and CAD to define and continuously enhance DFM rules that accelerate yield improvement and ... experience, internship experience and / or schoolwork/classes/research. The preferred ...
... DTP, and CAD to define and continuously enhance DFM rules that accelerate yield improvement and ... experience, internship experience and / or schoolwork/classes/research. The preferred ...
... DTP, and CAD to define and continuously enhance DFM rules that accelerate yield improvement and ... experience, internship experience and / or schoolwork/classes/research. The preferred ...
... DTP, and CAD to define and continuously enhance DFM rules that accelerate yield improvement and ... experience, internship experience and / or schoolwork/classes/research. The preferred ...
... DTP, and CAD to define and continuously enhance DFM rules that accelerate yield improvement and ... experience, internship experience and / or schoolwork/classes/research. The preferred ...
Supervisory Clinical Psychologist with Security Clearance
Fort Leavenworth, KS · On-site
$84K - $116K/yr
Serve as Chief, Mental Health Division, Directorate of Treatment Programs (DTP), Military ... D. or Psy.D.) and a 1-year pre-doctoral internship in professional psychology from an American ...
Supervisory Clinical Psychologist with Security Clearance
Fort Leavenworth, KS · On-site
$84K - $116K/yr
Serve as Chief, Mental Health Division, Directorate of Treatment Programs (DTP), Military ... D. or Psy.D.) and a 1-year pre-doctoral internship in professional psychology from an American ...
Analog Engineer
$237K/yr
... DTP), a team that is pivotal in shaping the future of analog and mixed-signal IC design. As an ... internship experiences and or schoolwork/classes/research. Minimum Qualifications * Bachelor ...
Analog Engineer
$237K/yr
... DTP), a team that is pivotal in shaping the future of analog and mixed-signal IC design. As an ... internship experiences and or schoolwork/classes/research. Minimum Qualifications * Bachelor ...
Analog Engineer
$200K/yr
... DTP), a team that is pivotal in shaping the future of analog and mixed-signal IC design. As an ... internship experiences and or schoolwork/classes/research. Minimum Qualifications * Bachelor ...
Analog Engineer
$200K/yr
... DTP), a team that is pivotal in shaping the future of analog and mixed-signal IC design. As an ... internship experiences and or schoolwork/classes/research. Minimum Qualifications * Bachelor ...
Supervisory Clinical Psychologist with Security Clearance
Leavenworth, KS · On-site
$84K - $117K/yr
Serve as Chief, Mental Health Division, Directorate of Treatment Programs (DTP), Military ... D. or Psy.D.) and a 1-year pre-doctoral internship in professional psychology from an American ...
Supervisory Clinical Psychologist with Security Clearance
Leavenworth, KS · On-site
$84K - $117K/yr
Serve as Chief, Mental Health Division, Directorate of Treatment Programs (DTP), Military ... D. or Psy.D.) and a 1-year pre-doctoral internship in professional psychology from an American ...
Analog Engineer
$200K/yr
... DTP), a team that is pivotal in shaping the future of analog and mixed-signal IC design. As an ... internship experiences and or schoolwork/classes/research. Minimum Qualifications * Bachelor ...
Analog Engineer
$200K/yr
... DTP), a team that is pivotal in shaping the future of analog and mixed-signal IC design. As an ... internship experiences and or schoolwork/classes/research. Minimum Qualifications * Bachelor ...
Analog Engineer
$220K/yr
... DTP), a team that is pivotal in shaping the future of analog and mixed-signal IC design. As an ... internship experiences and or schoolwork/classes/research. Minimum Qualifications * Bachelor ...
Analog Engineer
$220K/yr
... DTP), a team that is pivotal in shaping the future of analog and mixed-signal IC design. As an ... internship experiences and or schoolwork/classes/research. Minimum Qualifications * Bachelor ...
Analog Engineer
Hillsboro, OR · On-site
$220K/yr
... DTP), a team that is pivotal in shaping the future of analog and mixed-signal IC design. As an ... internship experiences and or schoolwork/classes/research. Minimum Qualifications * Bachelor ...
Analog Engineer
Hillsboro, OR · On-site
$220K/yr
... DTP), a team that is pivotal in shaping the future of analog and mixed-signal IC design. As an ... internship experiences and or schoolwork/classes/research. Minimum Qualifications * Bachelor ...
Internship Dtp information
See salary details
$9.38 - $10.86
1% of jobs
$10.86 - $12.35
3% of jobs
$12.35 - $13.83
3% of jobs
$14.74 is the 25th percentile. Wages below this are outliers.
$13.83 - $15.32
29% of jobs
The median wage is $16.46 / hr.
$15.32 - $16.81
18% of jobs
$16.81 - $18.29
13% of jobs
$19.09 is the 75th percentile. Wages above this are outliers.
$18.29 - $19.78
15% of jobs
$19.78 - $21.26
7% of jobs
$21.26 - $22.75
5% of jobs
$22.75 - $24.24
3% of jobs
$24.24 - $25.72
2% of jobs
$9
$17
$25
How much do internship dtp jobs pay per hour?

Full-time
Medical, Retirement, PTO
Re-posted 14 days ago
Intel rating
8.7
Based on 147 frontline employees who took The Breakroom Quiz
19th of 156 rated electronics manufacturers
Job description
The world is transforming - and so is Intel. Intel is a company of bold and curious inventors and problem solvers who create some of the most astounding technology advancements and experiences in the world. With a legacy of relentless innovation and a commitment to bring smart, connected devices to every person on Earth, our diverse and brilliant teams are continually searching for tomorrow's technology and revel in the challenge that changing the world for the better brings. We work every single day to design and manufacture silicon products that empower people's digital lives. Come join us and do something wonderful.
The Advanced Design (AD) team is part of Intel's larger Design Technology Platform (DTP) Organization and is focused on pathfinding and development of advanced memory technology. These circuits enable best-in-class memory collateral, IP and innovative product design across all generations of Intel process technology. At Intel, DTP is one of the key pillars enabling Intel to deliver winning products in the marketplace. Your work will directly enable Intel's internal and external customers to get to the market faster with products that include high-performance, high-density, low-power memory at the leading edge of the technology curve and implemented in Intel's advanced CMOS process technologies.
You will be partnering with and leveraging domain experts across various areas of technology development, EDA vendors and product design teams to develop and deliver high-quality industry-leading memory technology collaterals and to drive circuit innovations that enable next generation high-performance, high-density, low-power embedded memory designs on Intel advanced CMOS process technologies. In this position your responsibilities will include, but may not be limited to:
- Memory pathfinding activities and power, performance and area (PPA) optimization through design technology co-optimization (DTCO) and product design enablement.
- Memory bit-cell and complex periphery IC layout and automation.
- Memory array/IP design, memory circuit innovation, test-chip design.
- Pre-Si verification, post-Si validation and debugging to enable yield and parametric tracking/ramp.
You must possess the minimum qualifications listed below to interview for this position. Preferred qualifications are not required but may work to your advantage during the interview process.
Minimum Qualifications:
Master degree in Electrical Engineering, Computer Engineering, Electrical and Computer Engineering, or a related discipline, including 4+ years of professional experience gained through either internships or full-time employment Or a PhD in Electrical Engineering, Computer Engineering, Electrical and Computer Engineering, or a related discipline.
Technical Experience:
- Design, characterization, and verification of custom memory circuits such as SRAM, Register Files or ROM.
- Design trade-offs between power, performance, and area (PPA).
- Custom digital circuit design, simulation, layout design, and verification.
- Knowledge of EDA tools used for custom digital and memory circuit design.
Preferred Qualifications:
- PhD with 1-2 years of professional experience gained through either internships or full-time employment.
- Design technology co-optimization (DTCO).
- Post-Si validation experience.
- Knowledge of the CMOS ASIC design flow.
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.
Annual Salary Range for jobs which could be performed in the US: $122,440.00-232,190.00 USDThe range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.Work Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.*
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.About Intel
Sourced by ZipRecruiter
Intel strives to make every facet of semiconductor manufacturing state-of-the-art -- from semiconductor process development and manufacturing, through yield improvement to packaging, final test and optimization, and world class Supply Chain and facilities support. Employees in the Technology and Manufacturing Group are part of a worldwide network of design, development, manufacturing, and assembly/test facilities, all focused on utilizing the power of Moore's Law to bring smart, connected devices to every person on Earth
Industry
Manufacturing
Company size
10,000+ Employees
Headquarters location
Santa Clara, CA, US
Year founded
1968