ZipRecruiter

Log In

1

Internship Digital Logic Design Jobs in California

Teledyne FLIR LLC

Staff Logic Design Engineer

Milpitas, CA · On-site

$141K - $189K/yr

Join our high-speed Protocol Team as a Staff Logic Design Engineer , where you'll architect and implement high-performance digital logic for protocol capture, analysis, and emulation. You'll work on ...

Teledyne

Staff Logic Design Engineer

Milpitas, CA · On-site

$141K - $189K/yr

Join our high-speed Protocol Team as a Staff Logic Design Engineer , where you'll architect and implement high-performance digital logic for protocol capture, analysis, and emulation. You'll work on ...

Broadcom

Mixed Signal Digital Design Lead

San Jose, CA

$159K/yr

Logic Design: Design complex digital control loops, state machines for adaptive calibration, DVFS (dynamic voltage/frequency scaling) controllers, and fractional-N delta-sigma modulators. * Analog ...

Intel

Sr. Logic Design Engineer

Santa Clara, CA · On-site

$141K - $200K/yr

Intel's HIPD team is looking for an experienced senior Logic design engineer to join the rapidly ... internship experiences and or schoolwork/classes/research. Job Type:Experienced Hire Shift:Shift 1 ...

Intel Corporation

Sr. Logic Design Engineer

Santa Clara, CA · On-site

$141K - $200K/yr

Intel's HIPD team is looking for an experienced senior Logic design engineer to join the rapidly ... internship experiences and or schoolwork/classes/research. Job Type: Experienced Hire Shift: Shift ...

Broadcom

IC Design Engineer

San Jose, CA · On-site

They must also have an understanding of digital logic design and implementation. The candidate must possess excellent communication and problem solving skills to conquer the demanding and ever ...

next page

Showing results 1-20

All JobsDigital Logic Design JobsInternship Digital Logic Design JobsInternship Digital Logic Design Jobs in California

Internship Digital Logic Design information

What types of projects can I expect to work on during a digital logic design internship?

As a Digital Logic Design intern, you will typically work on projects involving designing, simulating, and testing digital circuits using hardware description languages like VHDL or Verilog. Interns often assist with creating and verifying logic blocks for FPGAs or ASICs, supporting senior engineers with debugging hardware, and documenting design processes. Depending on the company and team structure, you may also collaborate with software engineers or participate in regular design reviews, offering valuable opportunities to learn and contribute to real-world product development.

What are the key skills and qualifications needed to thrive as an internship in digital logic design, and why are they important?

To thrive as an intern in Digital Logic Design, a solid understanding of digital circuits, Boolean algebra, and basic electronics—usually gained through coursework in electrical or computer engineering—is essential. Familiarity with hardware description languages (such as VHDL or Verilog), simulation tools like ModelSim, and schematic capture software is typically expected. Strong problem-solving abilities, attention to detail, and effective teamwork skills make candidates stand out in this field. These competencies are crucial for efficiently designing, verifying, and implementing reliable digital systems in a collaborative engineering environment.

What is an internship in digital logic design?

An Internship in Digital Logic Design is a temporary position for students or recent graduates to gain hands-on experience in designing and analyzing digital circuits and systems. Interns typically work with hardware description languages (such as VHDL or Verilog), simulation tools, and actual digital components to implement and test logic circuits. These internships provide practical exposure to the fundamentals of digital electronics, circuit design, and debugging, often as part of a larger engineering or computer science team. The experience is valuable for building skills required for careers in electronics, embedded systems, or hardware engineering.

What is the difference between Internship Digital Logic Design vs Digital IC Design Engineer?

AspectInternship Digital Logic DesignDigital IC Design Engineer
CredentialsEnrolled in or recent graduate in Electrical Engineering or related fieldBachelor's or Master's in Electrical Engineering, VLSI, or related
Work EnvironmentAcademic or entry-level industry setting, supervised projectsProfessional semiconductor or electronics company, full-time role
ResponsibilitiesAssisting in digital logic design, learning tools, supporting projectsDesigning, simulating, and verifying digital integrated circuits
Industry UsageInternship programs, early career explorationFull-time employment in chip design companies

Internship Digital Logic Design typically involves learning and assisting in digital logic projects during an educational or entry-level period, while Digital IC Design Engineer is a full-time professional role focused on designing and verifying complex digital integrated circuits in the semiconductor industry.

What are the most commonly searched types of Digital Logic Design jobs in California? The most popular types of Digital Logic Design jobs in California are:
What are popular job titles related to Internship Digital Logic Design jobs in California? For Internship Digital Logic Design jobs in California, the most frequently searched job titles are:
What job categories do people searching Internship Digital Logic Design jobs in California look for? The top searched job categories for Internship Digital Logic Design jobs in California are:
What cities in California are hiring for Internship Digital Logic Design jobs? Cities in California with the most Internship Digital Logic Design job openings:
Internship Digital Logic Design jobs near you
Infographic showing various Internship Digital Logic Design job openings in California as of August 2026, with employment types broken down into 100% Full Time. Highlights an 100% In-person job distribution.

Digital Logic + Design Verification Graduate Co-Op Program (US - Fall 2026)

Marvell Technology, Inc.

Santa Clara, CA • On-site

$159K/yr

Full-time

Medical, Dental, Vision, Retirement

Re-posted 20 days ago

Job description

About Marvell
Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.
At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.
Your Team, Your Impact
Marvell's Digital Logic & Design Verification Graduate Co-Op Program offers hands-on experience developing next-generation semiconductor technologies. This role is designed for students interested in digital IC design, SoC architecture, and verification methodologies, working on high-performance chips used in the scale up and scale out of AI data centers and other enterprise level applications.
This team hires some of the biggest problem solvers in Silicon and has a huge impact on the work done at Marvell. You'll be working on chips that ship to some of the largest enterprise applications globally.
Co-ops will gain exposure across the design lifecycle-from RTL development to simulation, verification, and silicon validation-while collaborating with cross-functional engineering teams.
What You Can Expect
Digital Design:
  • Contribute to RTL design and implementation of digital logic blocks for ASICs/SoCs
  • Support micro-architecture development, design specification, and implementation
  • Assist with synthesis, timing analysis, and design reviews
  • Collaborate with verification and physical design teams to ensure design quality

Design Verification:
  • Develop and execute verification test plans for digital and SoC designs
  • Build simulation environments, testbenches, and verification components
  • Debug simulation failures and analyze coverage
  • Work closely with design engineers to ensure functional correctness and performance

Cross-Functional:
  • Use industry-standard tools such as Verilog/SystemVerilog, UVM, and scripting languages
  • Automate workflows and analyze data using Python or similar tools
  • Support end-to-end chip development from architecture through validation
  • Collaborate with global engineering teams on leading-edge semiconductor products

What We're Looking For
Required:
  • Currently enrolled in a Master's or PhD program in Electrical Engineering, Computer Engineering, or a related field
  • Strong foundation in digital logic design and computer architecture
  • Familiarity with HDL languages such as Verilog or SystemVerilog
  • Strong problem-solving, analytical, and communication skills

Preferred:
  • Exposure to UVM or formal verification methodologies
  • Experience with RTL design, simulation, or FPGA-based projects
  • Knowledge of scripting languages (Python, Perl, TCL, or shell)
  • Familiarity with SoC design concepts or high-speed interfaces (e.g., PCIe, DDR)
  • Prior internship or academic project experience in digital design or verification

Marvell's Co-Ops are onsite roles in office five days a week. This program is a good match for those that can step away from their academics for a semester. Please discuss this role with your trusted mentors and advisors prior to applying/interviewing to ensure alignment.
Expected Base Pay Range (USD)
35 - 70, $ per hour.
The successful candidate's starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.
Additional Compensation and Benefit Elements
Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life's most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights for our interns: medical, dental, and vision coverage, perks and discounts, robust mental health resources to prioritize emotional well-being, and paid holidays. Additional compensation may be available for intern PhD candidates. We look forward to sharing more with you during the interview process.
All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.
Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com.
Interview Integrity
To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.
These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.
This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.
#LI-SC1

Apply