ZipRecruiter

Log In

1

Internship Asic Rtl Design Engineer Jobs in New York, NY

QCi

FPGA Design Engineer

Hoboken, NJ · On-site

$134K - $185K/yr

FPGA Design Engineer Location: Hoboken, NJ Division : Technology Department: Engineering Reports to ... Develop RTL code for use within multiple projects. Analyze and enhance efficiency, scalability, and ...

QUANTUM COMPUTING, INC.

FPGA Design Engineer

Hoboken, NJ · On-site +1

$119K - $147K/yr

FPGA Design Engineer Location: Hoboken, NJ Division : Technology Department: Engineering About Us ... Develop RTL code for use within multiple projects. Analyze and enhance efficiency, scalability, and ...

Cloud Peritus

Hardware Engineer

New York, NY · On-site

$135K - $178K/yr

We are looking for a hardware engineer to join our high frequency trading technology team ... Architect and implement FPGA applications (RTL design, synthesis, place & route, timing closure)

Cloud Peritus

Hardware Engineer

New York, NY · On-site

$135K - $178K/yr

We are looking for a hardware engineer to join our high frequency trading technology team ... Responsibilities: • Architect and implement FPGA applications (RTL design, synthesis, place ...

Citadel Securities

FPGA Engineer (Intern)

Manhattan, NY · On-site

$4.3K - $4.8K/wk

... the internship. Your Objectives: * Design, implement and test FPGA solutions across Citadel ... Experienced in RTL Design (SystemVerilog preferred). Python, C, Tcl, and Bash a plus. * Experience ...

Citadel Securities

FPGA Engineer (Intern)

Manhattan, NY

$107.50 - $120/hr

... the internship. Your Objectives: * Design, implement and test FPGA solutions across Citadel ... Experienced in RTL Design (SystemVerilog preferred). Python, C, Tcl, and Bash a plus. * Experience ...

Redolent, Inc.

US_West | Network Design Engineer_L3

NJ · On-site

$102K - $140K/yr

ASIC Package Engineer SI/PI Responsibilities: • Drive chip-package-system co-design by driving signal and power integrity requirements analysis and optimization • Define power tree structure ...

New

Lumai Limited

ASIC Tech Lead (Analog)

Union, NJ · On-site

$180 - $280/hr

Lead circuit design from concept through full custom schematic capture, pre- and post-layout ... MSc or PhD in Electrical Engineering, Microelectronics, or a closely related field; or equivalent ...

Redolent, Inc.

US_West | Network Design Engineer_L2

NJ · On-site

The diagnostics Software is target to verify ASIC, FPGA, Board and system designs in Engineering as ... design verification and validation in engineering and manufacturing. • Work closely with HW ...

New

previous pagenext page

Showing results 21-40

All JobsAsic Rtl Design Engineer JobsInternship Asic Rtl Design Engineer JobsInternship Asic Rtl Design Engineer Jobs in New York, NY

Internship Asic Rtl Design Engineer information

See New York, NY salary details

$102.8K

$164.3K

$221K

How much do internship asic rtl design engineer jobs pay per year?

As of Sep 5, 2026, the average yearly pay for internship asic rtl design engineer in New York, NY is $164,319.00, according to ZipRecruiter salary data. Most workers in this role earn between $143,900.00 and $196,900.00 per year, depending on experience, location, and employer.

What is an internship ASIC RTL design engineer?

An Internship ASIC RTL (Register Transfer Level) Design Engineer is a student or recent graduate who assists in designing and developing digital integrated circuits (ICs) using hardware description languages like Verilog or VHDL. They work under the guidance of senior engineers to create, simulate, and verify RTL code for ASIC (Application Specific Integrated Circuit) projects. The role provides hands-on experience with the chip design process, including synthesis, timing analysis, and verification. Interns gain valuable exposure to industry-standard tools and methodologies, helping them prepare for a full-time engineering career.

What does an internship ASIC RTL design engineer do?

As an ASIC RTL Design Engineering intern, you'll typically work on tasks such as writing and verifying RTL code using languages like Verilog or VHDL, assisting with simulation and debugging, and collaborating closely with senior engineers on real design blocks. Interns often participate in design reviews, update documentation, and may get hands-on experience with synthesis and timing analysis tools. This role is highly collaborative and provides exposure to the complete ASIC development cycle, making it an excellent opportunity to build foundational skills and gain insight into industry-standard methodologies.

What are the key skills and qualifications needed to thrive as an internship ASIC RTL design engineer?

To thrive as an Internship ASIC RTL Design Engineer, you need a solid understanding of digital logic design, computer architecture, and proficiency in HDL languages like Verilog or VHDL, typically supported by coursework in electrical or computer engineering. Familiarity with industry-standard EDA tools such as Synopsys, Cadence, or Mentor Graphics, and simulation environments is highly valuable. Strong analytical thinking, attention to detail, and effective communication skills help interns collaborate with teams and learn quickly in a fast-paced environment. These skills and qualities are essential for contributing to complex chip design projects and ensuring accuracy and efficiency in RTL development.

What is the difference between Internship Asic Rtl Design Engineer vs Asic Verification Engineer?

AspectInternship Asic Rtl Design EngineerAsic Verification Engineer
CredentialsTypically pursuing or recently completed a degree in Electrical Engineering or Computer EngineeringSimilar educational background, often with additional coursework in verification methodologies
Work EnvironmentInternship setting, supervised, focused on learning and assisting in RTL design tasksFull-time role, focused on testing and verifying RTL designs
Industry UsageUsed in semiconductor and chip design companies during early career stagesCommon in companies developing complex integrated circuits and chips

The Internship Asic Rtl Design Engineer focuses on assisting in RTL design tasks during an internship, emphasizing learning and support. In contrast, the Asic Verification Engineer is responsible for verifying RTL designs to ensure functionality. Both roles require similar educational backgrounds but differ in responsibilities and work environment, with verification roles being more advanced and permanent.

What are the most commonly searched types of Asic Rtl Design Engineer jobs in New York, NY?

The most popular types of Asic Rtl Design Engineer jobs in New York, NY are:

What are popular job titles related to Internship Asic Rtl Design Engineer jobs in New York, NY?

For Internship Asic Rtl Design Engineer jobs in New York, NY, the most frequently searched job titles are:

What job categories do people searching Internship Asic Rtl Design Engineer jobs in New York, NY look for?

The top searched job categories for Internship Asic Rtl Design Engineer jobs in New York, NY are:

What cities near New York, NY are hiring for Internship Asic Rtl Design Engineer jobs?

Cities near New York, NY with the most Internship Asic Rtl Design Engineer job openings:

Internship Asic Rtl Design Engineer jobs near you
Infographic showing various Internship Asic Rtl Design Engineer job openings in New York, NY as of August 2026, with employment types broken down into 72% Full Time, and 28% Contract. Highlights an 74% In-person, and 26% Remote job distribution, with an average salary of $164,319 per year, or $79 per hour.

Hardware Engineer Internship - Summer 2027

Hudson River Trading

New York, NY

Temporary, Internship

Posted 4 days ago

Key responsibilities

  • Create hardware in SystemVerilog and build modeling and testing environments in Python.

  • Work on hardware design and verification projects related to FPGA and ASIC technologies.

  • Collaborate with design and verification teams to develop and test hardware solutions.

Job description

The Hardware team at Hudson River Trading (HRT) creates high performance compute engines using FPGA and ASIC technologies to drive low latency trading decisions on global markets. We build custom solutions across the spectrum of speed and smarts: from bespoke circuits to world-class machine learning accelerators. 

The FPGA/ASIC Design team and Verification team work in close collaboration, pushing boundaries in low-level computer architecture, logic design, tool writing, and the interface between hardware and software. There is often overlap in skills, and both teams work together very closely. The Hardware Engineering Summer 2027 Internship offers candidates the opportunity to explore both Design and Verification roles.

During HRT's Hardware Engineering Internship, you will have the opportunity to create hardware in SystemVerilog (design) and build complex modeling and testing environments in Python (verification). You can always expect to be challenged by the ever-changing financial markets, and find yourself working on critical infrastructure in an extremely fast-paced, real-time environment. 

What to Expect

  • A challenging and meaningful summer internship program that will give you an introduction to all technical facets of hardware engineering in the algorithmic trading industry 
  • Independent projects that will have you deep dive into our hardware design and verification environments 
  • An opportunity to work with and learn more about cutting edge FPGA/ASIC technology 
  • After some intense but brief training, you'll jump right into projects within your first two weeks of the program 
  • You'll learn all about HRT's research and trading infrastructure, even in areas you won't be working in
  • You'll have the opportunity to learn about and gain a deeper understanding of the financial markets 

Requirements

  • You are a full-time student in a Computer Engineering, Electrical Engineering or related program
  • You will be graduating and looking for full-time roles in 2028
  • A thorough understanding of digital logic design and/or computer architecture 
  • Experience using a hardware design language such asSystemVerilog
  • Familiarity with C++ and/or Python 
  • Knowledge of Linux and familiar with its command prompt
  • A passion for technology and curiosity for how things work "under the hood" 
  • Exceptional problem solving skills 
  • Bonus: Familiarity with FPGAs or ASICs
  • Bonus: Exposure to a hardware verification flow such as UVM, or open-source verification tools such as cocotb

We do not allow multiple applications. Please apply to the ONE role you are most interested in and we will consider you for all open positions when reviewing your application.
Weekly base salary of 5,800 USD and a competitive signing bonus in addition to company-paid housing, meals, and other perks.

Apply