ZipRecruiter

Log In

1

Internship Asic Rtl Design Engineer Jobs in Miami, FL

Citadel Securities

FPGA Engineer (Intern)

Miami, FL · On-site

$4.3K - $4.8K/wk

... the internship. Your Objectives: * Design, implement and test FPGA solutions across Citadel ... Experienced in RTL Design (SystemVerilog preferred). Python, C, Tcl, and Bash a plus. * Experience ...

Raytheon

Senior FPGA Design Engineer

Miami, FL

$117K - $162K/yr

As a Senior FPGA Design Engineer you will develop FPGA designs for all major vendors and device ... FPGA/ASIC design, including VHDL and/or Verilog coding or FPGA/ASIC verification using ...

Citadel Securities

FPGA Engineer - Intern (US)

Miami, FL · On-site

$4.5K - $5.8K/wk

... the internship. Your Objectives: * Design, implement and test FPGA solutions across Citadel ... Hardware Architecture, RTL Coding, Simulation, Systems Integration, Hardware Validation and Testing ...

Woolpert

Civil Engineer - Bridge Design

Miami, FL · On-site

$101K - $151K/yr

Work as part of a diverse team of Licensed Professionals, EITs, and interns to complete bridge and ... Review or check design calculations, engineering estimates, and plans developed by others.

Kimley-Horn

Structural Intern

Fort Lauderdale, FL · On-site

Overview Kimley-Horn is looking for Engineering students to join our Fort Lauderdale, Florida (FL ... Structural Interns will learn one or more software programs: AutoCAD, Civil 3D, Excel, Microstation ...

DH Glabe & Associates

Structural Engineer

Miami, FL · On-site

$60K - $100K/yr

This is primarily a design engineering position where the work consists of 60% engineering ... mean internships),E.I. or P.E,Proficient in the use of Microsoft Office,Proficient in the use of ...

DH Glabe & Associates

Structural Engineer

Miami, FL · On-site

$60K - $100K/yr

This is primarily a design engineering position where the work consists of 60% engineering ... does not mean internships), * E.I. or P.E, * Proficient in the use of Microsoft Office,

Danaher

Software Engineer Internships

Miami, FL · On-site

By submitting your interest, you'll be among the first to know when internship opportunities open ... Participating on an Agile Scrum team, collaborating across design, development, and testing

Danaher

Software Engineer Internships

Hialeah, FL · On-site

By submitting your interest, you'll be among the first to know when internship opportunities open ... Participating on an Agile Scrum team, collaborating across design, development, and testing

next page

Showing results 1-20

All JobsAsic Rtl Design Engineer JobsInternship Asic Rtl Design Engineer JobsInternship Asic Rtl Design Engineer Jobs in Miami, FL

Internship Asic Rtl Design Engineer information

See Miami, FL salary details

$89.9K

$143.7K

$193.2K

How much do internship asic rtl design engineer jobs pay per year?

As of Aug 11, 2026, the average yearly pay for internship asic rtl design engineer in Miami, FL is $143,654.00, according to ZipRecruiter salary data. Most workers in this role earn between $125,800.00 and $172,200.00 per year, depending on experience, location, and employer.

What does an internship ASIC RTL design engineer do?

As an ASIC RTL Design Engineering intern, you'll typically work on tasks such as writing and verifying RTL code using languages like Verilog or VHDL, assisting with simulation and debugging, and collaborating closely with senior engineers on real design blocks. Interns often participate in design reviews, update documentation, and may get hands-on experience with synthesis and timing analysis tools. This role is highly collaborative and provides exposure to the complete ASIC development cycle, making it an excellent opportunity to build foundational skills and gain insight into industry-standard methodologies.

What are the key skills and qualifications needed to thrive as an internship ASIC RTL design engineer?

To thrive as an Internship ASIC RTL Design Engineer, you need a solid understanding of digital logic design, computer architecture, and proficiency in HDL languages like Verilog or VHDL, typically supported by coursework in electrical or computer engineering. Familiarity with industry-standard EDA tools such as Synopsys, Cadence, or Mentor Graphics, and simulation environments is highly valuable. Strong analytical thinking, attention to detail, and effective communication skills help interns collaborate with teams and learn quickly in a fast-paced environment. These skills and qualities are essential for contributing to complex chip design projects and ensuring accuracy and efficiency in RTL development.

What is an internship ASIC RTL design engineer?

An Internship ASIC RTL (Register Transfer Level) Design Engineer is a student or recent graduate who assists in designing and developing digital integrated circuits (ICs) using hardware description languages like Verilog or VHDL. They work under the guidance of senior engineers to create, simulate, and verify RTL code for ASIC (Application Specific Integrated Circuit) projects. The role provides hands-on experience with the chip design process, including synthesis, timing analysis, and verification. Interns gain valuable exposure to industry-standard tools and methodologies, helping them prepare for a full-time engineering career.

What is the difference between Internship Asic Rtl Design Engineer vs Asic Verification Engineer?

AspectInternship Asic Rtl Design EngineerAsic Verification Engineer
CredentialsTypically pursuing or recently completed a degree in Electrical Engineering or Computer EngineeringSimilar educational background, often with additional coursework in verification methodologies
Work EnvironmentInternship setting, supervised, focused on learning and assisting in RTL design tasksFull-time role, focused on testing and verifying RTL designs
Industry UsageUsed in semiconductor and chip design companies during early career stagesCommon in companies developing complex integrated circuits and chips

The Internship Asic Rtl Design Engineer focuses on assisting in RTL design tasks during an internship, emphasizing learning and support. In contrast, the Asic Verification Engineer is responsible for verifying RTL designs to ensure functionality. Both roles require similar educational backgrounds but differ in responsibilities and work environment, with verification roles being more advanced and permanent.

What are the most commonly searched types of Asic Rtl Design Engineer jobs in Miami, FL? The most popular types of Asic Rtl Design Engineer jobs in Miami, FL are:
What are popular job titles related to Internship Asic Rtl Design Engineer jobs in Miami, FL? For Internship Asic Rtl Design Engineer jobs in Miami, FL, the most frequently searched job titles are:
What job categories do people searching Internship Asic Rtl Design Engineer jobs in Miami, FL look for? The top searched job categories for Internship Asic Rtl Design Engineer jobs in Miami, FL are:
What cities near Miami, FL are hiring for Internship Asic Rtl Design Engineer jobs? Cities near Miami, FL with the most Internship Asic Rtl Design Engineer job openings:
Internship Asic Rtl Design Engineer jobs near you
Infographic showing various Internship Asic Rtl Design Engineer job openings in Miami, FL as of August 2026, with employment types broken down into 73% Full Time, and 27% Contract. Highlights an 73% In-person, and 27% Remote job distribution, with an average salary of $143,654 per year, or $69.1 per hour.

FPGA Engineer (Intern)

Citadel Securities

Miami, FL • On-site

$4.3K - $4.8K/wk

Other

Re-posted 20 days ago

Job description

At Citadel Securities, a leading global market maker, our team of FPGA Engineers work in small teams to create the next generation FPGA solutions to support ultra-low latency trading systems across the firm. FPGA Engineers work closely with business leaders to design and deploy FPGA solutions that help optimize trading system performance. As an intern, you’ll get to challenge the impossible in technology through an 11-week program that will allow you to collaborate and connect with senior team members. In addition, you’ll get the opportunity to network and socialize with peers throughout the internship. Your Objectives:

  • Design, implement and test FPGA solutions across Citadel Securities’ trading businesses
  • Improve trading system efficiency and performance to accelerate algorithmic trade signal generation and order execution
  • Work in small teams to build the future of finance

Your Skills & Talents:

  • A deep passion for technology and hardware development
  • Pursuing a Bachelor’s, Master’s or PhD in Electrical Engineering, Computer Engineering or related fields
  • Experienced in RTL Design (SystemVerilog preferred). Python, C, Tcl, and Bash a plus.
  • Experience in one or more of the following areas: Hardware Architecture, Simulation, Systems Integration, Hardware Validation and Testing, FPGA Synthesis, and Static Analysis
  • Strong written and verbal communication skills
  • Intellectual curiosity and passion for solving challenging problems using technology

Opportunities available in New York.

In accordance with applicable law, the base salary range for this role is $4,300 to $4,800 per week.

About Citadel Securities

Citadel Securities is the next-generation capital markets firm and a leading global market maker. We provide institutional and retail investors with the liquidity they need to trade a broad array of equity and fixed income products in any market condition. The brightest minds in finance, science and technology use powerful, advanced analytics to solve the market’s most critical challenges, turning big ideas into real-world outcomes.

Apply