1

Intern Memory Design Engineer Jobs in Romeoville, IL

Design, implement, and optimize custom CUDA kernels for NVIDIA GPUs , with a focus on maximizing occupancy, memory throughput, and warp efficiency. * Profile GPU workloads using tools such as N sight ...

Apply Early

Student Intern

Chicago, IL · On-site

$20 - $25/hr

The intern will work alongside experienced engineers and analysts to design, develop, and maintain software solutions that power our enterprise systems. Upon successful completion of the internship ...

Student Intern

Chicago, IL · On-site

$20 - $25/hr

The intern will work alongside experienced engineers and analysts to design, develop, and maintain software solutions that power our enterprise systems. Upon successful completion of the internship ...

The intern will assist in a variety of tasks related to the planning, execution, and documentation ... design plans, specifications, and safety standards. * Support engineers in preparing project ...

The intern will assist in a variety of tasks related to the planning, execution, and documentation ... design plans, specifications, and safety standards. * Support engineers in preparing project ...

Apply Early

The intern will assist in a variety of tasks related to the planning, execution, and documentation ... design plans, specifications, and safety standards. * Support engineers in preparing project ...

R&D Engineering Intern

Chicago, IL · On-site

$17.25 - $22.50/hr

400 N Aberdeen St, STE 575 R&D Engineering Chicago, IL 60642 Intern Contact: info@rhaeos.com ... Specific responsibilities include but are not limited to the following: ● Assist in the design ...

Engineering Intern

Woodridge, IL · On-site

$16.50 - $21.50/hr

The Engineering Intern role with the Advanced Technology Group (ATG) offers students an incredible ... Create CAD models and simulations for ongoing projects. * Assisting with conducting tests on ...

next page

Showing results 1-20

Intern Memory Design Engineer information

See Romeoville, IL salary details

$9

$19

$37

How much do intern memory design engineer jobs pay per hour?

As of Jul 3, 2026, the average hourly pay for intern memory design engineer in Romeoville, IL is $19.76, according to ZipRecruiter salary data. Most workers in this role earn between $14.71 and $22.07 per hour, depending on experience, location, and employer.

What are some common challenges faced by an Intern Memory Design Engineer during their internship?

As an Intern Memory Design Engineer, you may encounter challenges such as understanding complex circuit design concepts and adapting to industry-standard Electronic Design Automation (EDA) tools. Working in this role often involves collaborating closely with experienced engineers and cross-functional teams to verify and optimize memory layouts for performance and reliability. Navigating the steep learning curve and balancing hands-on project work with ongoing training can be demanding, but these experiences are invaluable for building foundational skills and industry knowledge.

What does an Intern Memory Design Engineer do?

An Intern Memory Design Engineer assists in the design, development, and testing of computer memory components such as DRAM, SRAM, or Flash memory. They work closely with senior engineers to create circuit schematics, run simulations, analyze data, and help optimize memory performance. Interns may also participate in debugging and validation of memory products, learning industry-standard design tools and methodologies. This role provides valuable hands-on experience in semiconductor design and the opportunity to contribute to real-world projects.

What are the key skills and qualifications needed to thrive as an Intern Memory Design Engineer, and why are they important?

To thrive as an Intern Memory Design Engineer, you need a solid background in electrical engineering, digital/analog circuit design, and semiconductor fundamentals, often supported by ongoing or completed coursework toward a relevant degree. Familiarity with EDA tools such as Cadence, Synopsys, or Mentor Graphics, and basic knowledge of scripting languages like Python or TCL, are typically required. Strong analytical thinking, attention to detail, and effective communication set standout interns apart in collaborative engineering environments. These skills and qualities are crucial for designing reliable memory components and contributing efficiently to complex, team-driven projects.
What are popular job titles related to Intern Memory Design Engineer jobs in Romeoville, IL? For Intern Memory Design Engineer jobs in Romeoville, IL, the most frequently searched job titles are:
What job categories do people searching Intern Memory Design Engineer jobs in Romeoville, IL look for? The top searched job categories for Intern Memory Design Engineer jobs in Romeoville, IL are:
What cities near Romeoville, IL are hiring for Intern Memory Design Engineer jobs? Cities near Romeoville, IL with the most Intern Memory Design Engineer job openings:

CUDA Kernel Engineer

PRAGMATIKE

Chicago, IL • Remote

Full-time

Medical, Dental, Vision, Retirement

Posted 16 hours ago

Be an early applicant


Job description

Location: Remote US
Start date: ASAP
Languages: English (required)

About the Role

Pragmatike is hiring on behalf of a fast-growing AI startup recognized as a Top 10 GenAI company by GTM Capital, founded by MIT CSAIL researchers.

We are searching for a CUDA Kernel Engineer who has hands-on experience developing and optimizing NVIDIA CUDA kernels from scratch. You will work on the GPU performance layer powering large-scale, high-throughput AI systems used by Fortune 500 customers.

This role is ideal for someone who deeply understands NVIDIA GPU architecture, memory hierarchy, warp-level execution, and profiling workflowsnot someone coming from generic hardware, FPGA, or non-NVIDIA compute backgrounds. You will directly influence the GPU efficiency, throughput, and scalability of mission-critical AI systems.

What Youll Do

  • Design, implement, and optimize custom CUDA kernels for NVIDIA GPUs, with a focus on maximizing occupancy, memory throughput, and warp efficiency.
  • Profile GPU workloads using tools such as Nsight Compute, Nsight Systems, nvprof, and CUDA‐MEMCHECK.
  • Analyze and eliminate performance bottlenecks including warp divergence, uncoalesced memory access, register pressure, and PCIe transfer overhead.
  • Improve GPU memory pipelines (global, shared, L2, texture memory) and ensure proper memory coalescing.
  • Collaborate closely with AI systems, model acceleration, and backend distributed systems teams.
  • Contribute to GPU architecture decisions, kernel libraries, and internal performance-engineering best practices.

What Were Looking For

  • Proven track record building NVIDIA CUDA kernels from scratchnot just calling existing libraries.
  • Strong ability to optimize kernels (tiling strategies, occupancy tuning, shared memory design, warp scheduling).
  • Deep understanding of CUDA threads, warps, blocks, and grids, GPU memory hierarchy and memory coalescing, as well as warp divergence (how to detect, analyze, and mitigate it)
  • Experience diagnosing PCIe bottlenecks and optimizing host-device transfers (pinned memory, streams, batching, overlap).
  • Familiarity with C++, CUDA runtime APIs, and GPU debugging/profiling tooling.

Bonus Points

  • Experience with multi-GPU or distributed GPU systems (NCCL, NVLink, MIG).
  • Background in GPU acceleration for ML frameworks or HPC workloads.
  • Knowledge of model inference optimization (TensorRT, CUDA Graphs, CUTLASS).
  • Exposure to compiler-level optimization or PTX/SASS analysis.
  • Startup experience or comfort working in fast-moving, ambiguous environments.

Why This Role Will Pivot Your Career

  • Research pedigree: MIT CSAIL founders recognized for breakthrough AI and systems contributions.
  • Customer impact: Deploy AI solutions powering Fortune 500 clients.
  • Industry momentum: Lab alumni have led high-value acquisitions (MosaicML Databricks, Run:AI Nvidia, W&B CoreWeave).
  • Funding & growth: Oversubscribed seed round, next funding in 2026.
  • Career growth & influence: Lead AI initiatives, optimize pipelines, and directly impact production AI systems at scale.
  • Culture & autonomy: Own critical systems while collaborating with world-class engineers.
  • Aspirational impact: Solve GPU/AI performance challenges few engineers ever face.

Benefits

  • Competitive salary & equity options
  • Sign-on bonus
  • Health, Dental, and Vision
  • 401k

Pragmatike is an Equal Opportunity Employer and is committed to providing equal employment opportunities to all applicants without discrimination. We recruit on behalf of our clients and prohibit discrimination and harassment based on race, color, religion, age, sex, national origin, disability status, genetics, protected veteran status, sexual orientation, gender identity or expression, or any other characteristic protected by federal, state, or local laws. This policy applies to all terms and conditions of employment, including recruiting, hiring, placement, promotion, termination, layoff, recall, transfer, leaves of absence, compensation, and training.We are committed to a fair and inclusive hiring process. We process your personal data solely for recruitment purposes, in accordance with applicable privacy laws, and maintain reasonable safeguards to protect your information. Your data may be shared with our client(s) for hiring consideration, but will not be disclosed to third parties outside of the recruitment process.