Knowledge of wafer level packaging, package assembly and component processes such as: wirebond, sintering, die attach, clip attach, reflow, molding * Knowledge of materials and material interactions
Knowledge of wafer level packaging, package assembly and component processes such as: wirebond, sintering, die attach, clip attach, reflow, molding * Knowledge of materials and material interactions
... wafer fabrication, back-end packaging and assembly, and silicon test, along with the ability to ... level packaging, fan-out, 2.5D and 3D integration, and system-in-package solutions * Assess ...
... wafer fabrication, back-end packaging and assembly, and silicon test, along with the ability to ... level packaging, fan-out, 2.5D and 3D integration, and system-in-package solutions * Assess ...
Package Integration Engineer
San Francisco, CA · On-site
$122K - $164K/yr
In-depth knowledge in Wafer Level Chip Scale Packaging (RDL/Wafer Bumping & BEOL Assembly processes for Fan-In & Fan-Out designs). Expert level knowledge of common reliability failure modes. Able to ...
Package Integration Engineer
San Francisco, CA · On-site
$122K - $164K/yr
In-depth knowledge in Wafer Level Chip Scale Packaging (RDL/Wafer Bumping & BEOL Assembly processes for Fan-In & Fan-Out designs). Expert level knowledge of common reliability failure modes. Able to ...
Knowledge of wafer level packaging, package assembly and component processes such as: wirebond, sintering, die attach, clip attach, reflow, molding * Knowledge of materials and material interactions ...
Knowledge of wafer level packaging, package assembly and component processes such as: wirebond, sintering, die attach, clip attach, reflow, molding * Knowledge of materials and material interactions ...
R&D Project Manager
Shelton, CT · On-site
Wafer Level Packaging - Revolutionizing wafer fabrication processes for enhanced efficiency and ... Electronics Assembly Solutions - Innovating semiconductor, surface mount technology, and power ...
R&D Project Manager
Shelton, CT · On-site
Wafer Level Packaging - Revolutionizing wafer fabrication processes for enhanced efficiency and ... Electronics Assembly Solutions - Innovating semiconductor, surface mount technology, and power ...
Wafer Level Packaging - Revolutionizing wafer fabrication processes for enhanced efficiency and ... Electronics Assembly Solutions - Innovating semiconductor, surface mount technology, and power ...
Wafer Level Packaging - Revolutionizing wafer fabrication processes for enhanced efficiency and ... Electronics Assembly Solutions - Innovating semiconductor, surface mount technology, and power ...
R&D Project Manager
Shelton, CT · On-site
Wafer Level Packaging - Revolutionizing wafer fabrication processes for enhanced efficiency and ... Electronics Assembly Solutions - Innovating semiconductor, surface mount technology, and power ...
R&D Project Manager
Shelton, CT · On-site
Wafer Level Packaging - Revolutionizing wafer fabrication processes for enhanced efficiency and ... Electronics Assembly Solutions - Innovating semiconductor, surface mount technology, and power ...
... wafer fabrication, back-end packaging and assembly, and silicon test, along with the ability to ... Strong back-end experience in packaging technologies including flip-chip, wafer-level packaging ...
... wafer fabrication, back-end packaging and assembly, and silicon test, along with the ability to ... Strong back-end experience in packaging technologies including flip-chip, wafer-level packaging ...
... wafer fabrication, back-end packaging and assembly, and silicon test, along with the ability to ... Strong back-end experience in packaging technologies including flip-chip, wafer-level packaging ...
... wafer fabrication, back-end packaging and assembly, and silicon test, along with the ability to ... Strong back-end experience in packaging technologies including flip-chip, wafer-level packaging ...
Monitor and report on First Pass Yield (FPY) focusing on end-of-line electro-optical performance metrics, and drive continuous improvement initiatives for wafer-level yield and module assembly yield.
Monitor and report on First Pass Yield (FPY) focusing on end-of-line electro-optical performance metrics, and drive continuous improvement initiatives for wafer-level yield and module assembly yield.
Senior Technologist, Hybrid Bonding Module
Hillsboro, OR · Hybrid
$113K - $156K/yr
... level performance, yield, reliability, and operational efficiency while helping shape Intel ... Drive process and/or equipment development for die-to-wafer hybrid bonding, including material ...
Senior Technologist, Hybrid Bonding Module
Hillsboro, OR · Hybrid
$113K - $156K/yr
... level performance, yield, reliability, and operational efficiency while helping shape Intel ... Drive process and/or equipment development for die-to-wafer hybrid bonding, including material ...
The Advanced Packaging Technology Development (APTD) Substrate and Wafer Assembly organization is ... Business group:Intel Foundry strives to make every facet of semiconductor manufacturing ...
The Advanced Packaging Technology Development (APTD) Substrate and Wafer Assembly organization is ... Business group:Intel Foundry strives to make every facet of semiconductor manufacturing ...
Join Intel's Advanced Packaging Technology Development: Substrate and Wafer Assembly (APTDSWA) team as a Manufacturing Technician in Arizona. This role offers a unique opportunity to work with ...
Join Intel's Advanced Packaging Technology Development: Substrate and Wafer Assembly (APTDSWA) team as a Manufacturing Technician in Arizona. This role offers a unique opportunity to work with ...
Packaging and Assembly lead
Sunnyvale, CA · On-site
$100K - $200K/yr
Lead NPI process team involving wafer, device packaging, PCBA assembly process improvement and ... Knowledge of wafer level process including lithography, thin film, plating, and DIE/DRIE is a plus.
Packaging and Assembly lead
Sunnyvale, CA · On-site
$100K - $200K/yr
Lead NPI process team involving wafer, device packaging, PCBA assembly process improvement and ... Knowledge of wafer level process including lithography, thin film, plating, and DIE/DRIE is a plus.
Intel is transforming from an Integrated Device Manufacturer (IDM) to a leading foundry service ... Wafer fab environment on Semiconductors, Device and Yield Analysis tools * Process impacts to ...
Intel is transforming from an Integrated Device Manufacturer (IDM) to a leading foundry service ... Wafer fab environment on Semiconductors, Device and Yield Analysis tools * Process impacts to ...
TEST SPECIALIST, SILICON ASSEMBLY (STARLINK) One of the most ambitious missions that SpaceX has ... Perform wafer-level probing and testing using DC/RF probe stations, parametric analyzers, and ...
TEST SPECIALIST, SILICON ASSEMBLY (STARLINK) One of the most ambitious missions that SpaceX has ... Perform wafer-level probing and testing using DC/RF probe stations, parametric analyzers, and ...
Intel is transforming from an Integrated Device Manufacturer (IDM) to a leading foundry service ... Wafer fab environment on Semiconductors, Device and Yield Analysis tools * Process impacts to ...
Intel is transforming from an Integrated Device Manufacturer (IDM) to a leading foundry service ... Wafer fab environment on Semiconductors, Device and Yield Analysis tools * Process impacts to ...
Life at Intel: Come join the winning team at Intel. The AMHS (Automated Material Handling System ... Design, develop, test, and debug software for wafer and reticle storage and transportation. * Work ...
Life at Intel: Come join the winning team at Intel. The AMHS (Automated Material Handling System ... Design, develop, test, and debug software for wafer and reticle storage and transportation. * Work ...
Process Engineer
San Francisco, CA · On-site
Expert-level knowledge in assembly steps: wafer thinning, wafer dicing, die attach (including flip chip and multi-die stacking), wirebond, encapsulation and underfill, SMT, transfer/compression ...
Process Engineer
San Francisco, CA · On-site
Expert-level knowledge in assembly steps: wafer thinning, wafer dicing, die attach (including flip chip and multi-die stacking), wirebond, encapsulation and underfill, SMT, transfer/compression ...
Own packaging assembly processes from concept to mass production including equipment and material selection for wafer-level and chip-level systems * Develop new technologies and establish baselines ...
Own packaging assembly processes from concept to mass production including equipment and material selection for wafer-level and chip-level systems * Develop new technologies and establish baselines ...
Intel Wafer Level Assembly information
See salary details
$14.18 - $16.39
5% of jobs
$18.57 is the 25th percentile. Wages below this are outliers.
$16.39 - $18.60
20% of jobs
$18.60 - $20.80
18% of jobs
$20.80 - $23.01
4% of jobs
The median wage is $23.41 / hr.
$23.01 - $25.22
15% of jobs
$25.22 - $27.43
13% of jobs
$27.48 is the 75th percentile. Wages above this are outliers.
$27.43 - $29.63
12% of jobs
$29.63 - $31.84
2% of jobs
$31.84 - $34.05
3% of jobs
$34.05 - $36.25
4% of jobs
$36.25 - $38.46
4% of jobs
$14
$24
$38
How much do intel wafer level assembly jobs pay per hour?
What is the difference between Intel Wafer Level Assembly vs Intel Chip Packaging Technician?
| Aspect | Intel Wafer Level Assembly | Intel Chip Packaging Technician |
|---|---|---|
| Credentials | Technical certifications, associate degrees in electronics or related fields | Technical certifications, associate degrees in electronics or related fields |
| Work Environment | Cleanroom environments focused on wafer processing | Manufacturing floors focused on packaging and assembly |
| Industry Usage | Involved in wafer-level processing before die separation | Handles final packaging and testing of chips |
Intel Wafer Level Assembly specialists focus on processing wafers at the micro-level, preparing them for die separation, while Intel Chip Packaging Technicians handle the final packaging, testing, and assembly of chips. Both roles require technical skills and work in cleanroom or manufacturing environments, but they differ in their specific stage of the semiconductor manufacturing process.
What is Intel Wafer Level Assembly?
What are some common challenges faced by engineers in Intel Wafer Level Assembly, and how can they be addressed?
What are the key skills and qualifications needed to thrive in Intel Wafer Level Assembly, and why are they important?

Full-time
Posted 13 days ago
Onsemi rating
8.0
Based on 18 frontline employees who took The Breakroom Quiz
Job description
Technical and customer support for the qualification of SiC die sales and development
SiC wafer die sales is a main focus for onsemi and is critical to its future. This opportunity is for those who are technically focused and thrive on solving complex challenges and leading global teams to create future technology platforms and intellectual property for onsemi.
More details about our company benefits can be found here:
https://www.onsemi.com/careers/career-benefits
- Strong communication skills
- Ability to lead development projects and implement strategies on a global basis
- Knowledge of post fab processing such as wafer thinning, sputter, electroplating, electroless plating, photolithography, wafer bonding. Knowledge of wafer level packaging, package assembly and component processes such as: wirebond, sintering, die attach, clip attach, reflow, molding
- Knowledge of materials and material interactions
- Work with fellow technologists, customers, business unit representatives, sales, reliability, and other teams on a global basis to develop and qualify the next generation of SiC technologies which meets the cost, performance, manufacturing, timeline and reliability goals
- Lead and organize efficient development methodologies to address issues and lead technology development through cross functional teams
- Understand detailed customer requirements and verify latest technologies meet or exceed all expectations
- Document findings and process flows to create baseline for new technology platforms
- Lead maturity gate reviews, publish progress reports to executives and peers on monthly and quarterly basis.
About onsemi
Sourced by ZipRecruiter