ZipRecruiter

Log In

1

Graduate Mixed Signal Design Engineer Jobs (NOW HIRING)

Apple

RF/Analog Mixed Signal Design Engineer

Sunnyvale, CA · On-site

$184K - $324K/yr

Description RF/Analog Mixed Signal Design Engineer will work on transistor level IC design implementation for Apple Silicon in different technology nodes.","responsibilities":"Conduct transistor ...

Ayar Labs

Director, Analog/Mixed-Signal Design

San Jose, CA · On-site

$240K - $300K/yr

Director, Analog/Mixed Signal Design Location: San Jose, CA (on-site) Ayar Labs is shattering AI ... Mentor AMS design engineers in design reviews and silicon debug. * Represent the AMS organization ...

previous page

Showing results 41-60

All JobsGraduate Mixed Signal Design Engineer Jobs

Graduate Mixed Signal Design Engineer information

See salary details

$80.5K

$141.4K

$290.5K

How much do graduate mixed signal design engineer jobs pay per year?

As of Sep 11, 2026, the average yearly pay for graduate mixed signal design engineer in the United States is $141,351.00, according to ZipRecruiter salary data. Most workers in this role earn between $95,000.00 and $158,000.00 per year, depending on experience, location, and employer.

What are popular job titles related to Graduate Mixed Signal Design Engineer jobs?

For Graduate Mixed Signal Design Engineer jobs, the most frequently searched job titles are:

Infographic showing various Graduate Mixed Signal Design Engineer job openings in the United States as of August 2026, with employment types broken down into 90% Full Time, 7% Part Time, and 3% Contract. Highlights an 81% Physical, 5% Hybrid, and 14% Remote job distribution, with an average salary of $141,351 per year, or $68 per hour.

Sr. Staff Engineer, Analog/Mixed-Signal Design

San Jose, CA • On-site

Ayar Labs
Computer and Peripheral Equipment Manufacturing • 51 - 200 employees
Learn more about Ayar Labsexternal

$180K - $223K/hr

Full-time

Re-posted 17 days ago

Job description

Sr. Staff Engineer, Analog/Mixed Signal Design
Location: San Jose (on-site)
Ayar Labs is shattering AI data bottlenecks by moving data at the speed of light. As pioneers of co-packaged optics (CPO), we are using light instead of electricity to move data faster, further, and with a fraction of the energy needed to fuel the explosive growth of AI models.
Backed by industry giants like NVIDIA, AMD and Intel and manufactured in partnership with the world’s leading semiconductor ecosystem, Ayar Labs’ co-packaged optics solution is key to unleashing next-generation AI scale-up architectures.
As an Analog and Mixed Signal Design Engineer, you will design various blocks such as oscillators, high speed transmitters/receivers, biasing circuits, linear regulators, ADCs/DACs, and others. You will work as a part of a small IC design team in a dynamic startup environment. The ideal candidate is a hands-on self-starter who is able to develop design specifications based on input from colleagues, customers, and industry and who can effectively manage his or her own time to take projects to completion with limited supervision and guidance.
Key Responsibilities:
  • Architect and design high speed signal path for high bandwidth optical links
  • Work closely with optical and digital design teams to architect mixed-signal control loops
  • Design analog/mixed signal circuits such as oscillators, high speed transmitters/receivers, amplifiers, biasing circuits, linear regulators, ADCs/DACs, and others
  • Define, run, and automate sign-off verification simulations
  • Create design review and testing documentation
  • Perform post-silicon bring-up of circuits in lab

Required Qualifications:
  • M.S. in Electrical Engineering
  • 6+ years of work experience in analog/mixed signal design
  • Experience designing high speed analog blocks such as PLLs, clock distribution and multi-phase generation, high swing transmit drivers, high speed receive analog front ends.
  • Proficient with Cadence design environment and mixed-signal simulation (ADE, Layout, Spectre)
  • Have experience designing in FinFet CMOS (7nm or below) at data rates of at least 50Gb/s and/or RF circuits operating at 25GHz or above

Preferred Qualifications:
  • Ph.D.
  • Demonstrated experience in deploying SerDes into a high-volume product
  • A good understanding of high-speed design/layout considerations, such as parasitics, crosstalk isolation, supply and bias distribution, etc.
  • Able to develop adaptation/calibration algorithms for precision design
  • Experience with silicon bring-up, debug, and evaluation
  • Programming experience in Python and SKILL.
Salary range: $180,000 - $223,000

NOTE TO RECRUITERS:
Principals only. We are not accepting resumes from recruiters for this position. Remuneration for recruiting activities is only applicable subject to a signed and executed agreement between the parties. Please don’t send candidates to Ayar Labs, and do not contact our managers.

Ayar Labs is an Equal Opportunity Employer and is strongly committed to all policies which will afford equal opportunity employment to all qualified persons without regard to age, sex, national origin, race, color, ethnicity, creed, religion, gender identity, sexual orientation, disability, veteran status, or any other characteristic protected by law. It is the policy of Ayar Labs to provide reasonable accommodation when requested by a qualified applicant or employee with a disability, unless such accommodation would cause an undue hardship. Veterans are more than welcome and encouraged to apply.

Apply