ZipRecruiter

Log In

2

Freelance Work From Home Dft Engineer Jobs (NOW HIRING)

Purple Hires Inc

DFT Engineer

Plano, TX · Remote

Lead ASIC DFT Engineer Location: Remote, (Onsite) Duration: Contract Year of Exp: 8+ yrs to 15 yrs ... Work on JTAG, boundary scan, iJTAG, SSN, and IP-level DFT integration. * Review RTL, synthesis, LEC ...

Purple Hires Inc

ASIC DFT Engineer

Plano, TX · Remote

Lead ASIC DFT Engineer Location: Remote, (Onsite) Duration: Contract Year of Exp: 8+ yrs to 15 yrs ... Work on JTAG, boundary scan, iJTAG, SSN, and IP-level DFT integration. * Review RTL, synthesis, LEC ...

Tenstorrent

DFT Engineer

Santa Clara, CA · On-site +1

$100K - $500K/yr

You will work with Tenstorrent worldwide experts and leaders in the USA, Japan and other countries ... differ from the one in this posting. Who you are * You have a Bachelor's, Master's, or PhD in ...

Purple Hires Inc

Lead ASIC DFT Engineer

San Jose, CA · Remote

Title - Lead ASIC DFT Engineer Location - Remote (must be aligned with PST time zone) Below is the ... Work on JTAG, boundary scan, iJTAG, SSN, and IP-level DFT integration. * Review RTL, synthesis, LEC ...

Purple Hires Inc

Lead ASIC DFT Engineer

Plano, TX · Remote

... Lead ASIC DFT Engineer to architect, implement, verify, and debug advanced DFT solutions for ... Work on JTAG, boundary scan, iJTAG, SSN, and IP-level DFT integration. * Review RTL, synthesis, LEC ...

K2 Space

Senior DFT Engineer

$170K - $250K/yr

Backed by $450M from leading investors including Altimeter Capital, Redpoint Ventures, T. Rowe ... The Role We are seeking a highly experienced Senior Design-for-Test (DFT) Engineer to lead and ...

Sapsol Technologies Inc

Lead ASIC DFT Engineer

We are seeking a highly experienced Lead ASIC DFT Engineer to architect, implement, verify, and ... Strong communication skills and the ability to work independently with minimal ramp-up.

FreeUp

Freelancer Jobs

Saint Petersburg, FL · On-site +1

Freelance and Work from Home With FreeUp Hi! We're FreeUp! FreeUp is a freelance marketplace dedicated to connecting business owners with talented freelancers and remote workers from all over the ...

FreeUp

Freelancer Jobs

Saint Petersburg, FL · On-site +1

Freelance and Work from Home With FreeUp Hi! We're FreeUp! FreeUp is a freelance marketplace dedicated to connecting business owners with talented freelancers and remote workers from all over the ...

FreeUp

Freelancer Jobs

Saint Petersburg, FL · On-site +1

Freelance and Work from Home With FreeUp Hi! We're FreeUp! FreeUp is a freelance marketplace dedicated to connecting business owners with talented freelancers and remote workers from all over the ...

FreeUp

Freelancer Jobs

Saint Petersburg, FL · On-site +1

Freelance and Work from Home With FreeUp Hi! We're FreeUp! FreeUp is a freelance marketplace dedicated to connecting business owners with talented freelancers and remote workers from all over the ...

Next Step Systems

FPGA Engineer - Work From Home

Chicago, IL · On-site +1

$133K - $172K/yr

FPGA Engineer - Work From Home We are seeking a talented and self-motivated FPGA Engineer to join a growing hardware engineering team. Our culture emphasizes teamwork and focuses on continuous ...

FreeUp

Freelancer Graphic Designer

Saint Petersburg, FL · On-site +1

$10 - $20/hr

Freelance and Work from Home With FreeUp! Hi! We're FreeUp! FreeUp is a freelance marketplace dedicated to connected business owners with talented freelancers from all over the world. We believe that ...

next page

Showing results 1-20

All Jobsremote Jobsfreelance JobsHealthcare JobsHealth Counseling JobsMental Health Counselor JobsFreelance Work From Home Dft Engineer Jobs

Freelance Work From Home Dft Engineer information

See salary details

$14

$47

$132

How much do freelance work from home dft engineer jobs pay per hour?

As of Aug 24, 2026, the average hourly pay for freelance work from home dft engineer in the United States is $47.71, according to ZipRecruiter salary data. Most workers in this role earn between $24.28 and $61.78 per hour, depending on experience, location, and employer.

What is a freelance work from home DFT engineer?

Freelance Work From Home DFT (Design for Test) Engineers are independent professionals who specialize in ensuring that electronic hardware designs, particularly integrated circuits, are testable and can be efficiently verified for faults. They work remotely, collaborating with semiconductor companies or design teams to develop, implement, and validate DFT methodologies such as scan insertion, boundary scan, and test pattern development. Their role is critical in enhancing product reliability and manufacturing yield by identifying potential test issues early in the design cycle. Freelance DFT engineers typically manage their own schedules, work with multiple clients, and may use a variety of EDA (Electronic Design Automation) tools to perform their tasks.

What are the key skills and qualifications needed to thrive as a freelance work from home DFT engineer?

To thrive as a Freelance Work From Home DFT (Design for Test) Engineer, you need a solid background in digital design, test methodologies, and a relevant engineering degree. Expertise with tools like Synopsys DFT Compiler, Mentor Tessent, and familiarity with scripting languages such as Python or TCL is typically required. Strong problem-solving, self-motivation, and effective remote communication skills help you excel in a freelance, home-based environment. These skills ensure you can deliver high-quality, testable designs efficiently while collaborating with remote teams and managing client expectations.

What are some common challenges faced by freelance work from home DFT engineers, and how can they be managed?

Freelance Work From Home DFT (Design for Test) Engineers often encounter challenges such as limited direct communication with hardware teams, managing project timelines across multiple clients, and ensuring access to necessary EDA tools and licenses remotely. Overcoming these challenges involves establishing clear communication channels, setting realistic expectations with clients, and proactively arranging for tool access either through clients or cloud-based solutions. Building strong self-management habits and staying up-to-date with industry standards also help ensure successful project delivery and client satisfaction.

What is the difference between Freelance Work From Home Dft Engineer vs Freelance Work From Home PCB Design Engineer?

AspectFreelance Work From Home Dft EngineerFreelance Work From Home PCB Design Engineer
CredentialsTypically requires DFT certification, engineering degreeRequires PCB design certifications, engineering background
Work EnvironmentRemote, often collaborating with manufacturing teamsRemote, focused on schematic and layout design
Industry UsageElectronics manufacturing, testing, and quality assuranceElectronics, consumer devices, industrial equipment
Common Search IntentDFT engineering jobs, testing engineer freelancePCB design freelance jobs, circuit layout work

While both roles are freelance electronics engineering positions working from home, DFT Engineers focus on design for testability and quality assurance, often requiring specific certifications. PCB Design Engineers concentrate on creating circuit layouts and schematics. Understanding these differences helps freelancers target the right opportunities based on their skills and certifications.

What cities are hiring for Freelance Work From Home Dft Engineer jobs?

Cities with the most Freelance Work From Home Dft Engineer job openings:

What are the most commonly searched types of Work From Home Dft Engineer jobs?

The most popular types of Work From Home Dft Engineer jobs are:

What states have the most Freelance Work From Home Dft Engineer jobs?

States with the most job openings for Freelance Work From Home Dft Engineer jobs include:

What job categories do people searching Freelance Work From Home Dft Engineer jobs look for?

The top searched job categories for Freelance Work From Home Dft Engineer jobs are:

Freelance Work From Home Dft Engineer jobs near you
Infographic showing various Freelance Work From Home Dft Engineer job openings in the United States as of August 2026, with employment types broken down into 54% Full Time, 15% Part Time, 8% Temporary, and 23% Contract. Highlights an 3% In-person, and 97% Remote job distribution, with an average salary of $99,230 per year, or $47.7 per hour.

DFT Engineer

Purple Hires Inc

Plano, TX • Remote

Contractor

Re-posted 26 days ago

Job description

Role: Lead ASIC DFT Engineer
Location: Remote, (Onsite)
Duration: Contract
 
Year of Exp: 8+ yrs to 15 yrs.
 
Job Description:
We are seeking a highly experienced Lead ASIC DFT Engineer to architect, implement, verify, and debug advanced DFT solutions for complex ASIC and SoC designs. This role requires deep technical ownership across DFT architecture, scan insertion, ATPG, MBIST/LBIST, JTAG, boundary scan, and post-silicon validation, along with the ability to lead cross-functional debug efforts and drive resolution of critical silicon issues. The ideal candidate will have strong hands-on expertise in DFT fundamentals, fault models, test coverage, diagnosis, and debug, as well as the ability to evaluate and adopt emerging DFT methodologies and architecture schemes to improve robustness, quality, and yield.
Key Responsibilities:
  • Lead DFT architecture, implementation, verification, and sign-off for complex ASIC and SoC designs.
  • Drive scan architecture, scan insertion, scan chain stitching, and scan compression workflows to achieve high coverage and robust testability.
  • Own MBIST/LBIST integration, implementation, verification, and debug across design and silicon bring-up phases.
  • Perform DFT debug, failure analysis, root-cause investigation, and fault coverage closure for complex silicon issues.
  • Develop and validate DFT constraints, including DFT SDC, timing checks, and DFT-specific timing analysis.
  • Collaborate with RTL design, verification, physical design, STA, and silicon validation teams to resolve integration and implementation issues.
  • Support ATPG pattern generation, ATPG simulations, DRC analysis, test coverage analysis, and diagnosis/debug.
  • Work on JTAG, boundary scan, iJTAG, SSN, and IP-level DFT integration.
  • Review RTL, synthesis, LEC, and physical design impacts on DFT implementation and test quality.
  • Act as a technical escalation point for advanced DFT and post-silicon debug issues.
  • Mentor junior and mid-level DFT engineers and promote best practices in DFT methodology and automation.
  • Develop scripts and automation using TCL, PERL, or Python to improve flow efficiency and debug productivity.
Required Skills & Qualifications:
  • Strong hands-on experience in ASIC DFT with end-to-end ownership.
  • Solid understanding of DFT fundamentals, fault models, test techniques, and test coverage concepts.
  • Deep expertise in scan architecture, ATPG, MBIST, LBIST, JTAG, boundary scan, and silicon debug.
  • Hands-on experience with Synopsys, Cadence, and Siemens/Mentor EDA tools.
  • Proven experience in scan insertion, ATPG setup, simulation, debug, and DRC analysis.
  • Experience with MBIST implementation and verification; SMS experience preferred.
  • Experience with scan architecture and scan chain stitching; Tessent/SSN experience preferred.
  • Strong understanding of PLLs, RTL design, synthesis flows, logical equivalence checking (LEC), and physical design implementation.
  • Proven post-silicon debug and silicon bring-up experience.
  • Exposure to large SoC designs, hierarchical DFT flows, and multi-domain integration challenges.
  • Strong communication skills and the ability to work independently with minimal ramp-up.
Preferred Experience:
  • MBIST post-silicon validation.
  • ATPG simulations and fault coverage debug.
  • DFT RTL, DFD, DFT verification, and IP-level DFT integration.
  • DFT SDC creation and DFT timing closure support.
  • Boundary scan, iJTAG, SSN, and design-for-debug methodologies.
  • TCL/PERL scripting for DFT automation, reporting, and debug.
  • Experience working across multiple ASIC technology nodes and complex product development cycles.
  • Familiarity with yield learning, diagnosis, and manufacturing test optimization.