ZipRecruiter

Log In

1

Fpga Rtl Developer Jobs (NOW HIRING)

Cedarparktexasedc

FPGA Design Engineer III

Cedar Park, TX · On-site

$115K - $159K/yr

SUMMARY Firefly is seeking an experienced FPGA RTL Design Engineer with 3+ years of direct professional Verilog hardware design experience. This role focuses on designing, implementing, verifying ...

Orbotech

Lead FPGA Engineer

Milpitas, CA

$117K - $200K/yr

Familiar with FPGA RTL code and related high speed digital circuitry design and functions (10G ... Solid knowledge of electrical engineering principles, analog and digital mixed signal electronics ...

Firefly Aerospace

FPGA Design Engineer III

Cedar Park, TX · On-site

$115K - $159K/yr

SUMMARY Firefly is seeking an experienced FPGA RTL Design Engineer with 3+ years of direct professional Verilog hardware design experience. This role focuses on designing, implementing, verifying ...

Firefly Aerospace

FPGA Design Engineer III

Cedar Park, TX · On-site

$115K - $159K/yr

SUMMARY Firefly is seeking an experienced FPGA RTL Design Engineer with 3+ years of direct professional Verilog hardware design experience. This role focuses on designing, implementing, verifying ...

KLA-Belgium

Lead FPGA Engineer

Milpitas, CA · On-site

$117K - $200K/yr

Experience with Xilinx/Altera FPGA RTL design using SystemVerilog/Verilog/VHDL, FPGA functional and ... Solid knowledge of electrical engineering principles, analog and digital mixed signal electronics ...

E-Space

Staff FPGA Engineer (DSP)

Saratoga, CA

$100K - $200K/yr

The Staff Satellite FPGA Engineer - Signal Processing will participate in all aspects of the ... The ideal candidate has 10+ years of experience in FPGA firmware development including RTL design ...

Firefly Aerospace

WI · On-site

$112K - $155K/yr

Summary Firefly is seeking an experienced FPGA RTL Design Engineer with 3+ years of direct professional Verilog hardware design experience. This role focuses on designing, implementing, verifying ...

E-Space

Staff FPGA Engineer (DSP)

Saratoga, CA

$100K - $200K/yr

The Staff Satellite FPGA Engineer - Signal Processing will participate in all aspects of the ... The ideal candidate has 10+ years of experience in FPGA firmware development including RTL design ...

PSRTEK

FPGA Engineer at Waukesha, WI

Waukesha, WI · On-site

$130K - $167K/yr

Architecture & Development (VHDL Focused) Own FPGA RTL design using VHDL as the primary HDL ... IEC 62304 for programmable logic. * Address safety (IEC 60601 1), EMC (IEC 60601 1 2), ...

Jobsbridge

ASIC Engineer

San Jose, CA · On-site

$194K/yr

ASIC Engineer Location: San Jose, CA Duration: 6 Months Minimum Required Skills ... ASIC Design, FPGA, RTL Design, Chip Architecture, ASIC, Implementation,Synthesis /Conformal ...

Booster

$76K - $103K/yr

FPGA RTL Development: Develop RTL (VHDL/Verilog) for CSI-2 ingest, Ethernet packetization ... Act as a mentor within the electrical engineering team, guiding junior engineers on best practices ...

previous page

Showing results 41-60

All JobsFpga Rtl Developer Jobs

Fpga Rtl Developer information

See salary details

$16

$47

$88

How much do fpga rtl developer jobs pay per hour?

As of Sep 13, 2026, the average hourly pay for fpga rtl developer in the United States is $47.25, according to ZipRecruiter salary data. Most workers in this role earn between $25.48 and $61.30 per hour, depending on experience, location, and employer.

What is an FPGA RTL developer?

FPGA RTL Developers are engineers who design, implement, and test digital circuits on Field-Programmable Gate Arrays (FPGAs) using Register Transfer Level (RTL) coding, typically in hardware description languages like VHDL or Verilog. They are responsible for translating system requirements into efficient, reliable digital logic that can be programmed onto FPGA hardware. Their work is crucial in industries such as telecommunications, aerospace, automotive, and consumer electronics, where custom hardware solutions are needed for performance or flexibility.

What are the key skills and qualifications needed to thrive as an FPGA RTL developer?

To thrive as an FPGA RTL Developer, you need a solid background in digital design, hardware description languages (such as VHDL or Verilog), and a degree in electrical engineering or a related field. Familiarity with FPGA development tools (like Xilinx Vivado or Intel Quartus), simulation environments, and experience with version control systems is typically required. Strong problem-solving skills, attention to detail, and effective teamwork are important soft skills for this role. These skills ensure robust, efficient hardware solutions and smooth collaboration on complex design projects.

What are some typical collaboration points between FPGA RTL developers and other engineering teams?

FPGA RTL Developers frequently collaborate with hardware design, verification, and embedded software teams throughout the development process. They work closely with hardware engineers to ensure that the RTL code aligns with the overall system architecture and meets timing and performance requirements. Regular interaction with verification engineers is also essential to create and review testbenches and resolve any design bugs. This collaborative environment helps ensure a smooth integration of FPGA modules into larger systems and supports efficient project delivery.

What are popular job titles related to Fpga Rtl Developer jobs?

For Fpga Rtl Developer jobs, the most frequently searched job titles are:

FPGA Design Engineer III

Cedar Park, TX • On-site

Cedarparktexasedc
See more jobs at Cedarparktexasedcexternal

$115K - $159K/yr

Other

Medical, Dental, Vision, PTO

Posted 11 days ago

Key responsibilities

  • Design, develop, and verify FPGA logic using VHDL/Verilog/SystemVerilog for Microchip PolarFire SoCs.

  • Create and optimize IP cores and custom peripherals/accelerators tailored to PolarFire's architecture.

  • Integrate FPGA firmware with embedded processors and collaborate with software teams to support BSPs and Linux kernel drivers.

Job description

ABOUT FIREFLY AEROSPACE

Firefly Aerospace is a space and defense technology company on a mission to reliably and repeatedly launch, land, and operate space systems from Earth to the Moon and beyond. As the partner of choice for critical space missions, Firefly is the first commercial company to launch a satellite to orbit with 24‑hour notice and the first company to achieve a successful Moon landing. Headquartered in north Austin, Texas, Firefly is looking for passionate, hardworking innovators to join our team and help fuel our successful trajectory into space.

SUMMARY

Firefly is seeking an experienced FPGA RTL Design Engineer with 3+ years of direct professional Verilog hardware design experience. This role focuses on designing, implementing, verifying, and optimizing custom digital logic in the FPGA fabric of Microchip PolarFire SoCs for high‑reliability embedded systems.

Key aspects of the work include RTL development, synthesis, timing closure, testbench creation, and integration of custom IP blocks with the integrated RISC‑V processor subsystem. This is a hardware design role — candidates should have meaningful hands‑on experience taking designs from RTL through implementation on FPGA hardware.

You will work in a fast‑paced, collaborative environment to deliver robust firmware for mission‑critical space applications in industries such as aerospace, defense, and industrial automation.

RESPONSIBILITIES
  • Design, develop, and verify FPGA logic using VHDL/Verilog/SystemVerilog for Microchip PolarFire SoCs, including programmable logic, DSP blocks, and high‑speed interfaces (e.g., PCIe, Ethernet, SERDES).
  • Create and optimize IP cores and custom peripherals/accelerators tailored to PolarFire's architecture.
  • Integrate FPGA firmware with embedded processors (e.g., RISC‑V cores) and collaborate with software teams to support Board Support Packages (BSPs) and Linux kernel drivers.
  • Build RTL verification environments with testbenches using UVM methodologies for design correctness and coverage.
  • Perform functional verification, simulation, regression testing, and coverage analysis (e.g., functional, code, assertion).
  • Conduct synthesis, place‑and‑route, timing analysis, and debugging using tools like Libero SoC, logic analyzers, and oscilloscopes.
  • Implement radiation‑tolerant and fault‑tolerant designs for space‑grade applications.
  • Develop automated test benches and CI pipelines for verification, including hardware‑in‑the‑loop testing.
  • Contribute to system architecture, security, and real‑time processing requirements.
  • Participate in code reviews, documentation, and stay updated on FPGA technologies and open‑source contributions.
QUALIFICATIONS

Required:

  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field
  • 3–5 years of professional RTL design experience using Verilog for FPGAs
  • Demonstrated experience with the full FPGA design flow: RTL coding, simulation, synthesis, place‑and‑route, and static timing analysis
  • Proficiency with at least one major FPGA tool suite (Xilinx Vivado or Intel Quartus)
  • Solid understanding of synchronous digital design, clock domain crossing, finite state machines, and resource/timing optimization

Preferred:

  • Microchip Libero SoC

Firefly offers outstanding benefits for our employees, including generous health, dental and vision plans with low plan deductibles, parental leave, educational reimbursement, short term disability, and flexible PTO options.

To conform to U.S. Government space technology export regulations, including the International Traffic in Arms Regulations (ITAR) you must be a U.S. citizen, lawful permanent resident of the U.S., protected individual as defined by 8 U.S.C. 1324b(a)(3), or eligible to obtain the required authorizations from the U.S. Department of State.

Firefly Aerospace, Inc. is an Equal Opportunity Employer; employment with Firefly is governed based on merit, competence and qualifications and will not be influenced in any manner by race, color, religion, gender, national origin/ethnicity, veteran status, disability status, age, sexual orientation, gender identity, marital status, mental or physical disability or any other legally protected status

#J-18808-Ljbffr

Apply