ZipRecruiter

Log In

1

Formal Design Verification Engineer Jobs (NOW HIRING)

Glow Networks

SOC Design Verification Engineer

Dallas, TX · On-site

$127.80K - $156K/yr

SOC Design Verification Engineer Location: Redmond, WA (Onsite) Duration: 10 Months Minimum ... Formal, Emulation. • Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to ...

Xoriant Corporation

Design Verification Engineer

Austin, TX · Hybrid

$134.80K - $164.50K/yr

Design Verification Engineer #368877 Duration: 12+ months (Possible Extension-Long Term Project) Location: San Jose, CA / Austin, TX (Hybrid-3 Days onsite) Description * As a Design Verification ...

Cirrus Logic

Design Verification Engineer

Chandler, AZ · On-site

$133.90K - $163.50K/yr

We are seeking an experienced and innovative Design Verification Engineer to join a world-class ... Formal verification * Hardware emulation or acceleration * Software-driven verification

Apple

Design Verification Engineer

San Francisco, CA · On-site

$160.20K - $195.60K/yr

We have an opportunity for an outstandingly hardworking design verification engineer. As a member ... formal verification methodologySome experience with power-aware (UPF) or similar verification ...

Apple

Formal Verification Engineer

Austin, TX · On-site

$134.80K/yr

As part of our Silicon Technologies group, you'll help design and manufacture our next-generation ... As a formal verification engineer working the complete formal verification for single or multiple ...

Scadea Solutions Inc

Design verification Engineer

Allentown, PA · On-site

$134.20K - $163.80K/yr

Role- Design verification Engineer Location - Allentown, PA Duration - Full-time Visa Status - US Citizen / Green Card Description: As a design verification engineer, you will be responsible for ...

Solidigm

Design Verification Engineer

Rancho Cordova, CA · On-site

$121.28K - $194.10K/yr

Component Design Engineers are responsible for the design and development of electronic components ... Develops solutions to problems utilizing formal education and judgement. Key responsibilities

CYNET SYSTEMS

Design Verification Engineer

San Jose, CA · On-site

$65 - $70/hr

Experience integrating formal verification methodologies. * Experience managing regression testing ... Experience participating in design reviews and microarchitecture discussions. Responsibilities:

Correct Designs

Senior Design Verification Engineer

Austin, TX · On-site

$131.30K - $160.30K/yr

Experience in other related domains such as formal verification, RTL design, or software development EDUCATION: Bachelor or Master's in Electrical Engineering, Computer Engineering, or Computer ...

Apple

Design Verification Engineer

Los Angeles, CA · On-site

$146.50K - $178.90K/yr

We have an opportunity for an outstandingly hardworking design verification engineer! As a member ... of formal verification methodology is a plus but not requiredKnowledge of emulation for ...

Apple

Design Verification Engineer

Los Angeles, CA · On-site

$146.50K - $178.90K/yr

We have an opportunity for an outstandingly hardworking design verification engineer. As a member ... formal verification methodologySome experience with power-aware (UPF) or similar verification ...

next page

Showing results 1-20

All JobsFormal Design Verification Engineer Jobs

Formal Design Verification Engineer information

See salary details

$105.5K

$149.2K

$167K

How much do formal design verification engineer jobs pay per year?

As of May 31, 2026, the average yearly pay for formal design verification engineer in the United States is $149,150.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $166,000.00 per year, depending on experience, location, and employer.
Senior Design Verification Engineer

Senior Design Verification Engineer

Correct Designs

Austin, TX

$134.80K - $164.50K/yr

Other

Medical, Retirement

Posted 16 days ago

Job description

Current Openings >> Senior Design Verification Engineer
Senior Design Verification Engineer
Summary
Title: Senior Design Verification Engineer ID: 1061 Location: Austin, TX
More about this job >
Description

Senior Design Verification Engineer

Looking for new challenges?  Would you like the variety of a contract position along with long term stability and benefits? Correct Designs can give it all to you.

Correct Designs is currently seeking talented Verification Engineers with prior System Verilog UVM experience to work with our major clients both in Austin, TX, and nationwide. Opportunities span from projects in AI and Machine Learning, processor fabric subsystems, SOC/ASIC products for vision processing, aerospace FPGAs, medical electronics, RISC-V based SoC, ARM based peripherals, and mixed signal DSPs. Successful candidates for this role will support verification of advanced CPU/GPU based SOCs.  

Correct Designs is NOT the typical contracting, staff augmentation firm.  Our engineers have respected long term roles with generous hourly rates in excellent team environments.  A typical contract may last 3 years, although we have shorter and even longer term work available. We are well respected in the Design Verification community with clients always seeking new CDI engineers. If you need a few months off between contracts you can take that break and know there will be plenty of work available when you return.  If you like the stability of always working, simply move to the next contract with little time off. Correct Designs does provide health care and retirement plan benefits.

We are based in Austin, Texas with clients throughout the US.  There are opportunities for both in-person and remote work. 

Our current positions are filled but we have clients looking for skilled CDI engineers on a regular bases.  Please submit your resume so we can match you up with upcoming projects.
Whether you are an experienced veteran looking for new challenges, or a talented engineer seeking to broaden your experience, we can offer exciting options for your career.  
Correct Designs uses E-Verify to confirm work status eligibility.
 

RESPONSIBILITIES:

  • Verify complex design blocks using equally complex SV/UVM verification environments
  • Develop and execute pre-silicon verification test plans
  • Develop directed and random verification tests to validate block and IP functionality
  • Develop verification components and tools
  • Develop verification functional coverage using industry standard coverage analysis tools/methods
  • Debug regression fails 
  • Replicate functional issues found in external environments or post-silicon; review/enhance tests to verify bug fixes

 REQUIRED SKILLS AND EXPERIENCE:

  • 8 or more years of proven verification experience in a hardware development setting
  • Strong background in SystemVerilog and UVM verification methodologies
  • Strong debug skills and experience with debug tools such as DVE/Verdi
  • Proficiency in Object Oriented programming, computer architecture and data structures
  • Strong analytical/problem solving skills and pronounced attention to details
  • Strong interpersonal and communication skills
  • Must be comfortable working across geographies

DESIRED SKILLS:

  • Experience architecting/developing verification environments and infrastructure, including scripting using Perl, Ruby, Make, or similar
  • Experience in other related domains such as formal verification, RTL design, or software development

 EDUCATION:

Bachelor or Master's in Electrical Engineering, Computer Engineering, or Computer Science

Apply Now
 
Refer to a Friend

Alternatively, you can apply to this job using your profile from Indeed by clicking the button below:


Copyright 2026 Correct Designs. All rights reserved.
Powered by ApplicantStack Hiring Automation Software
Privacy Policy | Terms of Use

Apply