ZipRecruiter

Log In

2

Entry Level Design Verification Engineer Jobs in Irvine, CA

Insilico

Design Verification Engineer

Irvine, CA

$146K - $178K/yr

Design Verification Engineer Location: Santa Clara, CA Duration: 06 months (High Possibility of an extension) Senior DV engineer responsible for defining and implementing verification methodology and ...

indie

Design Verification Engineer

Aliso Viejo, CA · On-site

$145K - $177K/yr

As a Design Verification Engineer, you will be responsible for developing and executing comprehensive verification strategies for next-generation automotive camera video and vision processors. You ...

Insilico

Design Verification Engineer

Irvine, CA · On-site

$146K - $178K/yr

Design Verification Engineer Location: Santa Clara, CA Duration: 06 months (High Possibility of an extension) Senior DV engineer responsible for defining and implementing verification methodology and ...

Apple

Wireless SOC Verification Engineer

Irvine, CA · On-site

$146K - $178K/yr

As a Design Verification Engineer on our team, you'll be at the center of the verification effort within our silicon design group responsible for crafting and productizing state of the art Wireless ...

Apple

Wireless SOC Verification Engineer

Irvine, CA · On-site

$122K - $214K/yr

As a Design Verification Engineer on our team, you'll be at the center of the verification effort within our silicon design group responsible for crafting and productizing state of the art Wireless ...

Apple

Wireless SOC Verification Engineer

Irvine, CA

$122K - $214K/yr

As a Design Verification Engineer on our team, you'll be at the center of the verification effort within our silicon design group responsible for crafting and productizing state of the art Wireless ...

Apple

Wireless SOC Verification Engineer

Irvine, CA

$122K - $214K/yr

As a Design Verification Engineer on our team, you'll be at the center of the verification effort within our silicon design group responsible for crafting and productizing state of the art Wireless ...

Apple

DDR Design Engineer

Irvine, CA · On-site

As a logic design engineer, you will be involved in all phases of the design, from concept study, architecture definition, design and verification, to silicon bring-up and characterization.

Apple

RTL Design Engineer

Irvine, CA · On-site

You will work to specify, design, verify, and support lab bring-up of sophisticated digital and ... Minimum Qualifications Bachelors of Science in Electrical Engineering. Preferred Qualifications ...

Apple

RTL Design Engineer

Irvine, CA · On-site

$122K - $214K/yr

You will work to specify, design, verify, and support lab bring-up of sophisticated digital and ... Collaborate with algorithm engineers to translate DSP concepts (filtering, transforms, modulation ...

Apple Inc.

RTL Design Engineer

Irvine, CA · On-site

$122.70 - $214.30/hr

You will work to specify, design, verify, & support lab bring-up of sophisticated digital & mixed ... Collaborate with algorithm engineers to translate DSP concepts (filtering, transforms, modulation ...

Apple

DDR Design Engineer

Irvine, CA

$122K - $214K/yr

You will also support design verification to insure bug-free first silicon. Responsibilities will ... Electrical Engineering. Pay & Benefits At Apple, base pay is one part of our total compensation ...

Apple Inc.

DDR Design Engineer

Irvine, CA · On-site

$122.70 - $214.30/hr

As a logic design engineer, you will be involved in all phases of the design, from concept study ... You will also support design verification to ensure bug‑free first silicon. Responsibilities will ...

next page

Showing results 1-20

All JobsDesign Verification Engineer JobsEntry Level Design Verification Engineer JobsEntry Level Design Verification Engineer Jobs in Irvine, CA

Entry Level Design Verification Engineer information

See Irvine, CA salary details

$113.2K

$160.1K

$179.3K

How much do entry level design verification engineer jobs pay per year?

As of Sep 4, 2026, the average yearly pay for entry level design verification engineer in Irvine, CA is $160,096.00, according to ZipRecruiter salary data. Most workers in this role earn between $146,000.00 and $178,200.00 per year, depending on experience, location, and employer.

What is an entry level design verification engineer?

An Entry Level Design Verification Engineer ensures that hardware designs function correctly before production. They write and run testbenches using languages like SystemVerilog and work with simulation tools to verify chip functionality. Their role involves debugging, analyzing test results, and collaborating with designers to refine designs. This position is crucial in the semiconductor industry to prevent costly design errors. Typically, they work with verification methodologies like UVM to create efficient and reusable test environments.

What does an entry level design verification engineer do?

As an Entry Level Design Verification Engineer, your daily activities often include writing and executing testbenches, analyzing simulation results, identifying design bugs, and collaborating closely with design and development engineers to resolve issues. You may also be responsible for maintaining verification documentation and participating in code reviews or team meetings. The role involves a mix of hands-on technical work and teamwork, allowing you to learn best practices from experienced colleagues. Over time, you'll have opportunities to take on more complex verification tasks and contribute to process improvements as you gain experience.

What are the key skills and qualifications needed to thrive as an entry level design verification engineer?

To thrive as an Entry Level Design Verification Engineer, you need a solid understanding of digital logic design, computer architecture, and verification methodologies, typically supported by a degree in electrical engineering, computer engineering, or a related field. Familiarity with hardware description languages (such as Verilog or VHDL), simulation tools, and industry-standard verification frameworks is essential. Strong analytical skills, attention to detail, and effective communication are vital soft skills for diagnosing issues and collaborating with design teams. These skills ensure accurate verification of hardware designs and smooth integration within the broader engineering workflow.

What are popular job titles related to Entry Level Design Verification Engineer jobs in Irvine, CA?

For Entry Level Design Verification Engineer jobs in Irvine, CA, the most frequently searched job titles are:

What job categories do people searching Entry Level Design Verification Engineer jobs in Irvine, CA look for?

The top searched job categories for Entry Level Design Verification Engineer jobs in Irvine, CA are:

What cities near Irvine, CA are hiring for Entry Level Design Verification Engineer jobs?

Cities near Irvine, CA with the most Entry Level Design Verification Engineer job openings:

Entry Level Design Verification Engineer jobs near you
Infographic showing various Entry Level Design Verification Engineer job openings in Irvine, CA as of August 2026, with employment types broken down into 88% Full Time, 9% Part Time, and 3% Contract. Highlights an 87% Physical, 4% Hybrid, and 9% Remote job distribution, with an average salary of $160,096 per year, or $77 per hour.

Design Verification Engineer

Insilico

Irvine, CA

$146K - $178K/yr

Contractor

Re-posted 14 days ago

Job description

Company Description

Insilico is an End-to-End specialized VLSI, Embedded Design & Software services and solutions company. It operates in the "Compute" & "Connectivity" space.
Insilico is founded by industry veterans, who are strong leaders and practitioners with diverse experience in all the relevant aspects of technology and execution. The management and its entire team, handpicked from among the best talents in the industry, can adapt to the evolving technologies and growing market challenges internationally. Insilico has very flexible business models to suit a plethora of client needs.
With a current clientele of top semiconductor companies, Insilico has a wide and diversified spectrum of service offerings in expansive domains within the ambit of Embedded Design & Software, and in almost all areas of VLSI design, from Spec-to-Silicon, on a wide range of ASICs & CPUs/GPUs in all the latest technologies, including 7nm.
Being an integral part of a larger business eco-system, Insilico has the foundation of strong financials, validated processes, robust infrastructure and a global network of reputable clientele.
Insilico's service portfolio caters to products that empower the world of Communication, Networking, CPU/Servers, Automobile, Bio-Medicals, Consumer Electronics and a wide range of IOTs.
Headquartered in the US, it has operations in India & APAC.

Job Description

Job Title: Design Verification Engineer
Location: Santa Clara, CA
Duration: 06 months (High Possibility of an extension)
Job Description:
Senior DV engineer responsible for defining and implementing verification methodology and verifying in any of the following key areas of our next generation ASIC:
1.    PCIE verification background
2.    400G MAC verification background

Additional Information

All your information will be kept confidential according to EEO guidelines.

Apply