ZipRecruiter

Log In

2

Entry Level Asic Rtl Design Engineer Jobs in Roswell, GA

Falcomm

ASIC Engineer

Atlanta, GA · On-site

$159K/yr

Falcomm is seeking an ASIC Engineer to support the development of mixed-signal and digital ... Strong experience with RTL design (Verilog/SystemVerilog) and/or analog/mixed-signal IC design

Falcomm

ASIC Engineer

Atlanta, GA

$159K/yr

Falcomm is seeking an ASIC Engineer to support the development of mixed-signal and digital ... Strong experience with RTL design (Verilog/SystemVerilog) and/or analog/mixed-signal IC design

Falcomm

ASIC Engineer

Atlanta, GA · On-site

$159K/yr

Falcomm is seeking an ASIC Engineer to support the development of mixed-signal and digital ... Strong experience with RTL design (Verilog/SystemVerilog) and/or analog/mixed-signal IC design

next page

Showing results 1-20

All JobsAsic Rtl Design Engineer JobsEntry Level Asic Rtl Design Engineer JobsEntry Level Asic Rtl Design Engineer Jobs in Roswell, GA

Entry Level Asic Rtl Design Engineer information

See Roswell, GA salary details

$86.5K

$138.2K

$185.9K

How much do entry level asic rtl design engineer jobs pay per year?

As of Jul 14, 2026, the average yearly pay for entry level asic rtl design engineer in Roswell, GA is $138,196.00, according to ZipRecruiter salary data. Most workers in this role earn between $121,000.00 and $165,600.00 per year, depending on experience, location, and employer.

What are some typical challenges faced by Entry Level ASIC RTL Design Engineers in their first year, and how can they overcome them?

Entry Level ASIC RTL Design Engineers often encounter challenges such as understanding complex design specifications, learning company-specific design flows and tools, and debugging RTL code efficiently. Collaborating closely with senior engineers and participating in code reviews can accelerate learning and help address these challenges. Additionally, taking initiative to study relevant documentation and seeking feedback regularly will help new engineers build confidence and technical competence in their role.

What does an Entry Level ASIC RTL Design Engineer do?

An Entry Level ASIC RTL (Register Transfer Level) Design Engineer is responsible for designing and developing the digital logic that forms the core of Application Specific Integrated Circuits (ASICs). They use hardware description languages like Verilog or VHDL to create and simulate circuit designs based on functional specifications. Their tasks often include coding, debugging, verification, and collaborating with senior engineers to ensure the design meets performance, power, and area requirements. This role is essential for bringing complex digital systems from concept to physical implementation in products such as processors, networking chips, and other specialized electronics.

What are the key skills and qualifications needed to thrive as an Entry Level ASIC RTL Design Engineer, and why are they important?

To thrive as an Entry Level ASIC RTL Design Engineer, you need a solid background in digital logic design, computer architecture, and proficiency in hardware description languages like Verilog or VHDL, typically supported by a degree in electrical or computer engineering. Familiarity with EDA tools such as Synopsys or Cadence, and understanding of simulation, synthesis, and verification flows are commonly required. Strong problem-solving abilities, attention to detail, and effective teamwork and communication skills help individuals excel in this role. These skills enable accurate and efficient hardware design, seamless integration with larger teams, and successful delivery of complex semiconductor products.

What is the difference between Entry Level Asic Rtl Design Engineer vs Digital Design Engineer?

AspectEntry Level Asic Rtl Design EngineerDigital Design Engineer
Required CredentialsBachelor's in Electrical Engineering or Computer Engineering; knowledge of HDL (Verilog/VHDL)Bachelor's in Electrical Engineering, Computer Engineering, or related; HDL knowledge often required
Work EnvironmentSemiconductor companies, chip design teams, hardware development labsElectronics companies, integrated circuit design teams, hardware development labs
Industry UsagePrimarily in ASIC/FPGA chip designIn digital hardware design across various sectors including consumer electronics and telecom

While both roles involve digital hardware design and HDL skills, the Entry Level Asic Rtl Design Engineer focuses specifically on ASIC chip development, whereas the Digital Design Engineer may work on a broader range of digital systems, including FPGA and other digital hardware projects.

Entry Level Asic Rtl Design Engineer jobs near you

ASIC Engineer

Falcomm

Atlanta, GA • On-site

$159K/yr

Full-time

Medical, Dental, Vision, Retirement, PTO

Re-posted 4 days ago

Job description

Are you passionate about building advanced semiconductor systems that power next-generation wireless technologies? At Falcomm, we are transforming innovative semiconductor research into real-world products through energy-efficient RF power amplifier and wireless solutions. Our mission is to push the boundaries of performance, efficiency, and integration in modern communication systems.
Falcomm is seeking an ASIC Engineer to support the development of mixed-signal and digital integrated circuits that interface with our RF technologies. This role will contribute to the design, implementation, and verification of ASIC components within larger system-on-chip platforms. The position requires strong collaboration with RFIC, analog, verification, and system engineering teams to deliver high-performance silicon solutions.
Responsibilities:
  • Design and implement digital and/or mixed-signal ASIC blocks from specification to tapeout
  • Develop RTL (Verilog/SystemVerilog) and/or transistor-level designs depending on focus area
  • Collaborate with RFIC, analog, and system engineers to integrate digital logic within RF and mixed-signal chip architectures.
  • Perform synthesis, timing closure, and power optimization
  • Work with verification engineers to define testbenches and ensure robust design validation
  • Support functional verification and debugging of ASIC components in collaboration with verification teams.
  • Assist with synthesis, timing analysis, and physical implementation activities to ensure design readiness for tape-out.
  • Contribute to silicon bring-up, debugging, and post-silicon validation activities.
  • Document design architecture, implementation details, and verification results.

Requirements
  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related discipline.
  • 1-3 years of experience developing and implementing in ASIC design.
  • Strong experience with RTL design (Verilog/SystemVerilog) and/or analog/mixed-signal IC design
  • Solid understanding of digital design fundamentals (timing, clocking, power, etc.)
  • Experience with ASIC tool flows (e.g., Synopsys, Cadence, or similar)
  • Familiarity with verification methodologies (UVM is a plus)
  • Strong problem-solving skills and ability to work across disciplines
  • Must be willing to work full-time, onsite, in Atlanta, GA.

Preferred Skills
  • Strong problem-solving skills in complex digital design areas such as clock domain crossing, timing optimization, and low-power design techniques.
  • Hands-on experience with industry EDA tools including HDL simulators, linting tools, and FPGA development platforms.
  • Proficiency in scripting languages such as Python or TCL to support design automation and verification workflows.

Benefits
  • Competitive Salary and Equity Package
  • Comprehensive Health, Dental, and Vision Insurance
  • 401(k) Retirement Plan
  • Paid Time Off (PTO) and Sick Leave

Disclosure:
  • Falcomm is an Equal Opportunity Employer; employment with Falcomm is governed on the basis of merit, competence and qualifications and will not be influenced in any manner by race, color, religion, gender, national origin/ethnicity, veteran status, disability status, age, sexual orientation, gender identity, marital status, mental or physical disability or any other legally protected status.
  • Applicants wishing to view a copy of Falcomm's Affirmative Action Plan for veterans and individuals with disabilities, or applicants requiring reasonable accommodation to the application/interview process should notify Falcomm.
  • To conform to U.S. Government export regulations, including the International Traffic in Arms Regulations (ITAR) you must be a U.S. citizen, lawful permanent resident of the U.S., protected individual as defined by 8 U.S.C. 1324b(a)(3), or eligible to obtain the required authorizations from the U.S. Department of State.

Apply