Gate-level SigEM/SEB/FIT CAD Engineer
$184K - $324K/yr
Major tasks will include IP / SOC signal EM analysis for clock and data nets, SOC FIT budget validation, power-grid EM verification, 3DIC and interposer thermal integrity, power switch and standard ...
