ZipRecruiter

Log In

1

Eda Intern Jobs in California (NOW HIRING)

Skydio, Inc

Electrical Engineer Intern

San Mateo, CA · On-site

$58/hr

  • Retirement

  • PTO

Familiar with an EDA software suite, preferably Cadence Allegro * Ability to quickly prototype solutions and circuit demonstrations * Ability to work autonomously * Ability to obtain FAA Part 107 ...

NCIRE

Staff Research Associate I

San Francisco, CA · On-site

... activity (EDA), electromyography (EMG), heart rate (HR), heart rate variability (HRV), facial ... Prior research experience (e.g., as an undergraduate RA, volunteer, or intern) is preferred but not ...

NCIRE

Staff Research Associate I

San Francisco, CA · Remote

... activity (EDA), electromyography (EMG), heart rate (HR), heart rate variability (HRV), facial ... Prior research experience (e.g., as an undergraduate RA, volunteer, or intern) is preferred but not ...

next page

Showing results 1-20

All JobsEda Intern JobsEda Intern Jobs in California

Eda Intern information

What are the key skills and qualifications needed to thrive as an EDA intern, and why are they important?

To thrive as an EDA (Electronic Design Automation) Intern, you need a solid foundation in electrical engineering concepts, digital design, and proficiency in programming languages such as Python or C++. Familiarity with EDA tools like Cadence, Synopsys, or Mentor Graphics, as well as basic experience with version control systems, is typically required. Strong analytical thinking, attention to detail, and effective communication skills help interns collaborate with engineering teams and contribute meaningfully to projects. These skills and qualifications are essential for efficiently supporting design workflows, learning complex processes, and adding value to semiconductor or hardware development teams.

What is an EDA intern?

EDA Interns are students or recent graduates who assist in Electronic Design Automation (EDA) tasks within technology or semiconductor companies. They typically work under the guidance of experienced engineers to help design, verify, and optimize electronic circuits and systems using specialized EDA software tools. EDA Interns gain hands-on experience in areas such as schematic design, simulation, verification, and layout, contributing to the development of integrated circuits or printed circuit boards. This role provides valuable industry exposure and can be a stepping stone to full-time positions in electronics or computer engineering.

What types of projects does an EDA intern typically work on, and how do they contribute to the overall team goals?

As an EDA Intern, you can expect to work on projects such as developing and testing scripts for automation, verifying integrated circuit designs, and assisting with the optimization of design flows. Interns often support senior engineers by analyzing data, running simulations, and helping troubleshoot issues within electronic design automation tools. These tasks are essential as they directly contribute to improving the efficiency and accuracy of the design process, allowing the team to meet project deadlines and maintain high-quality standards.

What are the most commonly searched types of Eda jobs in California?

The most popular types of Eda jobs in California are:

What are popular job titles related to Eda Intern jobs in California?

For Eda Intern jobs in California, the most frequently searched job titles are:

What job categories do people searching Eda Intern jobs in California look for?

The top searched job categories for Eda Intern jobs in California are:

What cities in California are hiring for Eda Intern jobs?

Cities in California with the most Eda Intern job openings:

Eda Intern jobs near you
Infographic showing various Eda Intern job openings in California as of August 2026, with employment types broken down into 20% Internship, 1% As Needed, 54% Full Time, 21% Part Time, 2% Temporary, and 2% Contract. Highlights an 92% Physical, 3% Hybrid, and 5% Remote job distribution.

Physical Design Intern

SK hynix memory solutions America Inc.

San Jose, CA • On-site

$35 - $45/hr

Other

This job post has expired 1 day ago. Applications are no longer accepted.

Job description

About the Company:

At SK Hynix Memory Solution, we're at the forefront of semiconductor innovation, developing advanced memory solutions that power everything from smartphones to data centers. As a global leader in DRAM and NAND flash technologies, we drive the evolution of advancing mobile technology, empowering cloud computing, and pioneering future technologies. Our cutting-edge memory technologies are essential in today's most advanced electronic devices and IT infrastructure, enabling enhanced performance and user experiences across the digital landscape.

We're looking for innovative minds to join our mission of shaping the future of technology. At SK Hynix Memory, you'll be part of a team that's pioneering breakthrough memory solutions while maintaining a strong commitment to sustainability. We're not just adapting to technological change - we're driving it, with significant investments in artificial intelligence, machine learning, and eco-friendly solutions and operational practices. As we continue to expand our market presence and push the boundaries of what's possible in semiconductor technology, we invite you to be part of our journey to creating the next generation of memory solutions that will define the future of computing.

About the Role: Join our Physical Design team to help deliver next-generation SSD controller chips. As a Physical Design Intern, you will collaborate with experienced engineers to transform RTL designs into functional physical layouts. You will gain hands-on experience in the complete ASIC flow from synthesis to tape-out, working on real projects in a fast-paced, innovative environment.

Responsibilities:

  • Execute ASIC physical design implementation flows, including floorplanning, placement, clock tree synthesis (CTS), and routing.
  • Perform static timing analysis (STA) and work to resolve setup and hold timing violations.
  • Run and analyze design rule checks (DRC) and layout versus schematic (LVS) checks to ensure design integrity, as well as IR-Drop analysis.
  • Assist in optimizing power, performance, and area (PPA) metrics using industry-standard EDA tools.
  • Developing entire P&R/physical verification/IR-EM flows.
  • Collaborate with front-end design and verification teams to seamlessly integrate RTL changes and resolve physical design constraints.
  • Help generate and maintain physical design scripts, utilities, and documentation for the team.

Minimum Qualifications:

  • Currently pursuing a Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.
  • Foundational understanding of VLSI design concepts, CMOS circuit design, and digital logic.
  • Familiarity with the basic stages of the ASIC physical design flow.
  • Academic or project experience with scripting languages such as Python, Perl, or TCL.
  • Strong analytical and problem-solving skills with a high attention to detail.

Preferred Qualifications:

  • Hands-on coursework or project experience with industry-standard EDA tools (e.g., Synopsys ICC2, Cadence Innovus, or similar).
  • Exposure to Static Timing Analysis (STA) concepts and tools (e.g., PrimeTime, Tempus).
  • Basic understanding of design constraints (SDC) and library exchange formats (LEF/DEF).
  • Knowledge of low-power design techniques and power intent formats (UPF/CPF).
  • Familiarity with AI/LLM tools (e.g., GPT, Copilot) and prompt engineering, with the ability to leverage them to automate EDA scripting, analyze design data, or optimize workflows.


COMPENSATION: $35/hr - $45/hr

Apply