1

Eda Application Engineer Jobs (NOW HIRING)

Falcomm is seeking an IT/EDA Systems Engineer who will sit at the intersection of IT infrastructure ... application/interview process should notify Falcomm. * To conform to U.S. Government export ...

Falcomm is seeking an IT/EDA Systems Engineer who will sit at the intersection of IT infrastructure ... application/interview process should notify Falcomm. * To conform to U.S. Government export ...

Falcomm is seeking an IT/EDA Systems Engineer who will sit at the intersection of IT infrastructure ... application/interview process should notify Falcomm. * To conform to U.S. Government export ...

Act as a hands-on ATE application engineer, providing deep technical expertise in Analog / Mixed ... Familiarity with EDA tools (Siemens, Synopsys, Cadence) is a plus. * Demonstrated ability to plan ...

Position Overview The Aerospace, Defense & Government (ADG) IP Enablement Application Engineer ... EDA vendors on foundational IP integration issue resolution Customer Requirements & Training

next page

Showing results 1-20

Eda Application Engineer information

See salary details

$50.5K

$110.7K

$152K

How much do eda application engineer jobs pay per year?

As of Jun 7, 2026, the average yearly pay for eda application engineer in the United States is $110,698.00, according to ZipRecruiter salary data. Most workers in this role earn between $84,000.00 and $135,000.00 per year, depending on experience, location, and employer.

What is the difference between Eda Application Engineer vs Eda Design Engineer?

AspectEda Application EngineerEda Design Engineer
Primary FocusSupporting and optimizing EDA tools for clientsDesigning and developing integrated circuits and systems
Required SkillsKnowledge of EDA tools, scripting, troubleshootingHardware design, circuit theory, EDA software proficiency
Work EnvironmentCustomer support, technical consulting, software implementationDesign labs, R&D, hardware development
Common CertificationsEDA tool certifications, scripting languagesElectrical engineering degrees, circuit design certifications

While both roles involve EDA tools, Eda Application Engineers focus on supporting and implementing these tools for clients, whereas Eda Design Engineers are primarily involved in creating hardware designs and circuits. The roles complement each other within the electronics industry, with the application engineer providing technical support and the design engineer focusing on development.

Infographic showing various Eda Application Engineer job openings in the United States as of May 2026, with employment types broken down into 1% Internship, 97% Full Time, 1% Part Time, and 1% Nights. Highlights an 86% Physical, 5% Hybrid, and 9% Remote job distribution, with an average salary of $110,698 per year, or $53.2 per hour.
Sr Application Engineer

Sr Application Engineer

Cadence Design Systems, Inc.

San Jose, CA • On-site

$84K - $156K/yr

Full-time

Medical, Dental, Vision, Retirement, PTO

Posted 5 days ago


Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Key Responsibilities
  • Drive customer adoption of Cadence Quantus™ signoff parasitic extraction and Voltus-Fi™ EMIR solutions through guided pre-sales and post-sales technical engagements.
  • Support and execute customer benchmarks and evaluations to demonstrate product accuracy, performance, and value under supervision.
  • Develop and deliver technical demonstrations, product presentations, and proof-of-concepts, with mentoring from senior team members.
  • Collaborate with sales management, account teams, and customers to understand technical requirements and support business opportunities.
  • Contribute to technical sales execution plans, while communicating progress and learnings to peers and field technical management.
  • Provide pre-sales technical support during customer meetings, evaluations, and presentations to help drive successful design wins.

Minimum Qualifications
  • Master's degree in Electrical Engineering, Computer Engineering, or a related technical discipline.
  • Academic coursework or internship experience in VLSI design, physical design, or signoff flows, including exposure to parasitic extraction, EMIR, timing, or physical verification concepts.
  • Basic understanding of IC layout, netlists, LVS, and signoff methodologies.
  • Familiarity with Linux/UNIX environments and EDA tool workflows.
  • Strong analytical and problem-solving skills, with the ability to debug technical issues with guidance.
  • Good written and verbal communication skills, with interest in customer-facing technical roles.
  • Ability to work effectively in a team-oriented, fast-paced environment and collaborate with sales, R&D, and field teams.

Preferred Qualifications
  • Exposure to Cadence tools such as Quantus™, Voltus-Fi™, Virtuoso®, Pegasus™, or Spectre® through coursework, academic projects, or internships.
  • Coursework or project experience related to advanced semiconductor technologies, power integrity, signal integrity, or physical verification.
  • Internship or hands-on project experience involving EDA tools, semiconductor design flows, or foundry PDKs.
  • Basic scripting knowledge in Tcl, Python, or shell scripting for flow automation or data analysis.

Strong interest in technical customer engagement, including demos, evaluations, and product enablement
The annual salary range for California is $84,000 to $156,000. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
We're doing work that matters. Help us solve what others can't.