Senior Principal Digital Design Engineer
$186K - $228K/yr
RTL implementation in SystemVerilog of communication/DSP/packet-processing functions * Block-level verification including creation of Verilog or UVM testbenches * System-level verification in UVM ...
